Fixed Points for Multi-Cycle Path Detection

被引:0
|
作者
D'Silva, Vijay [1 ]
Kroening, Daniel [1 ]
机构
[1] Univ Oxford, Comp Lab, Oxford OX1 2JD, England
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate timing analysis is crucial for obtaining the optimal clock frequency, and for other design stages such as power analysis. Most methods for estimating propagation delay identify multi-cycle paths (MCPs), which allow timing to be relaxed, but ignore the set of reachable states, achieving scalability at the cost of a severe lack of precision. Even simple circuits contain paths affecting timing that can only be detected if the set of reachable states is considered. We examine the theoretical foundations or MCP, identification and characterise the MCPs in a circuit by a fixed point equation. The optimal solution to this equation can be computed iteratively and yields the largest set of MCPs in a circuit. Further, we define conservative approximations of this set, show how different MCP identification methods in the literature compare in terms of precision, and show one method to be unsound. The practical application of these results is a new method to detect multi-cycle paths using techniques for computing invariants in a circuit. Our implementation performs well on several benchmarks, including an exponential improvement on circuits analysed in the literature.
引用
收藏
页码:1710 / +
页数:2
相关论文
共 50 条
  • [1] Efficient identification of multi-cycle false path
    Yang, Kai
    Cheng, Kwang-Ting
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 360 - 365
  • [2] Multi-cycle path detection for sequential circuits and its application to real designs
    Higuchi, H
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3176 - 3183
  • [3] A multi-cycle fixed point square root module for FPGAs
    Martin del Campo, Fernando
    Morales-Reyes, Alicia
    Perez-Andrade, Roberto
    Cumplido, Rene
    Orozco-Lugo, Aldo G.
    Feregrino, Claudia
    [J]. IEICE ELECTRONICS EXPRESS, 2012, 9 (11): : 971 - 977
  • [4] Untestable multi-cycle path delay faults in industrial designs
    Syal, M
    Natarajant, S
    Chakravarty, S
    Hsiao, MS
    [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 194 - 201
  • [5] Enhancing the performance of multi-cycle path analysis in an industrial setting
    Higuchi, H
    Matsunaga, Y
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 192 - 197
  • [6] Multi-cycle path detection based on propositional satisfiability with CNF simplification using adaptive variable insertion
    Nakamura, K
    Maruoka, S
    Kimura, S
    Watanabe, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12) : 2600 - 2607
  • [7] On Multi-cycle Path Support in Model based High-level Synthesis
    Karfa, Chandan
    Jain, Sheetal
    [J]. 2014 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (IEEE TECHSYM), 2014, : 253 - 258
  • [8] HIGH-LEVEL SYNTHESIS WITH BEHAVIORAL LEVEL MULTI-CYCLE PATH ANALYSIS
    Zheng, Hongbin
    Gurumani, Swathi T.
    Yang, Liwei
    Chen, Deming
    Rupnow, Kyle
    [J]. 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [9] On multi-cycle test cubes
    Pomeranz, Irith
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (04): : 182 - 189
  • [10] Unraveling a path for multi-cycle recycling of tailored fiber-reinforced vitrimer composites
    Zhou, Zhengping
    Kim, Sungjin
    Bowland, Christopher C.
    Li, Bingrui
    Ghezawi, Natasha
    Lara-Curzio, Edgar
    Hassen, Ahmed
    Naskar, Amit K.
    Rahman, Md Anisur
    Saito, Tomonori
    [J]. CELL REPORTS PHYSICAL SCIENCE, 2022, 3 (09):