A low-power video motion estimation array processor

被引：5
|
作者：
Yeh, GK [1 ]
Lu, YW [1 ]
Burr, JB [1 ]
机构：
[1] STANFORD UNIV,SPACE TELECOMMUN & RADIOSCI LAB,STANFORD,CA 94305
来源：
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
10.1109/VLSIC.1996.507755
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：162 / 163
页数：2
相关论文
共 50 条
  • [1] Low-power systolic array processor architecture for FSBM video motion estimation
    Jiang, M.
    Crookes, D.
    Davidson, S.
    Turner, R.
    ELECTRONICS LETTERS, 2006, 42 (20) : 1146 - 1148
  • [2] A low-power analog motion estimation processor for digital video coding
    Panovic, M
    Demosthenous, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 673 - 683
  • [3] AN ARRAY PROCESSOR FOR VIDEO PICTURE MOTION ESTIMATION
    BHANDAL, AS
    CONSIDINE, V
    DIXON, GE
    SYSTOLIC ARRAY PROCESSORS, 1989, : 369 - 378
  • [4] Low-Power Motion Estimation Processor with 3D Stacked Memory
    Zhang, Shuping
    Zhou, Jinjia
    Zhou, Dajiang
    Kimura, Shinji
    Goto, Satoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (07) : 1431 - 1441
  • [5] Power estimation starategies for a low-power security processor
    Lee, Yen-Fong
    Huang, Shi-Yu
    Hsu, Sheng-Yu
    Chen, I-Ling
    Shieh, Cheng-Tao
    Lin, Jian-Cheng
    Chang, Shih-Chieh
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 367 - 371
  • [6] Video Scaling Processor Targeted for Low-Power Applications
    Bogusz, Michal
    Modrzyk, Damian
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 285 - 290
  • [7] A low-power motion estimation block for low bit-rate wireless video
    Richmond, RS
    Ha, DS
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 60 - 63
  • [8] A low power implementation for the motion estimation processor
    Jou, JM
    Shiau, YH
    Zheng, BR
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 220 - 223
  • [9] A low-power systolic array architecture for block-matching motion estimation
    Miyakoshi, J
    Murachi, Y
    Hamano, K
    Matsuno, T
    Miyama, M
    Yoshimoto, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 559 - 569
  • [10] Ultra Low-Power Array Processor Propagation Circuit Arrangement
    Paasio, Ari
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2515 - 2518
12345