A modeling method for reconfigurable architectures

被引:0
|
作者
Bossuet, L [1 ]
Gogniat, G [1 ]
Diguet, JP [1 ]
Philippe, JL [1 ]
机构
[1] Univ S Brittany, Res Ctr, F-56231 Lorient, France
关键词
FPGA; Modeling; design environment;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field Programmable Gate Arrays (FPGAs) are now integrated in complex electronic systems and are not only used during the prototyping phases. Moreover, their application space is getting larger thanks to their flexibility, which is obtained through the reconfiguration. For these reasons component industries are proposing more and more FPGAs with different architectures, sizes, capabilities. Designers are then faced to a larger choice in the design space but they do not have any tool to efficiently compare different reconfigurable architectures. In this paper a reconfigurable architecture zodeling method is presented. The proposed model is applied to a domain representative component in order to show its ability to describe a complex architecture. The modeling method, which is based on a functional view, is able to describe complex, heterogeneous and multi-granularity architectures. In future works the modeling method will be combined to a generic FPGA architecture estimation tool.
引用
收藏
页码:170 / 179
页数:10
相关论文
共 50 条
  • [21] Coarse grain reconfigurable architectures
    Hartenstein, R
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 564 - 569
  • [22] Reconfigurable Architectures and Emerging Technologies
    Clermidy, Fabien
    2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [23] Reconfigurable architectures for network processing
    Sezer, S
    McLoone, M
    McCanny, J
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 75 - 83
  • [24] Reconfigurable architectures workshop (RAW)
    2017, Institute of Electrical and Electronics Engineers Inc.
  • [25] Reconfigurable Architectures Workshop (RAW)
    Becker, Jurgen
    Vaidyanathan, Ramachandran
    Santambrogio, Marco
    Torresen, Jim
    Sass, Ron
    Leong, Philip
    Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS, 2014, : 109 - 110
  • [26] Reconfigurable Architectures for Bioinformatics Applications
    Dollas, Apostolos
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 6 - 7
  • [27] Application of reconfigurable CORDIC architectures
    Mencer, Oskar
    Séméria, Luc
    Morf, Martin
    Delosme, Jean-Marc
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2000, 24 (02): : 211 - 221
  • [28] Dynamically Reconfigurable Filtering Architectures
    Valero, Mathieu
    Arantes, Luciana
    Potop-Butucaru, Maria Gradinariu
    Sens, Pierre
    STABILIZATION, SAFETY, AND SECURITY OF DISTRIBUTED SYSTEMS, 2010, 6366 : 504 - 518
  • [29] 2019 Reconfigurable Architectures Workshop
    Kastensmidt, Fernanda Lima
    Diessel, Oliver
    Proceedings - 2019 IEEE 33rd International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019, 2019,
  • [30] Reconfigurable Architectures for GNSS Receiver
    Khatri, Kriti
    Gajjar, Nagendra
    3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,