Modeling, Design and Verification Platform using SystemC AMS

被引:0
|
作者
Li, Yao [1 ]
Iskander, Ramy [1 ]
Louerat, Marie-Minerve [1 ]
机构
[1] Univ Paris 06, Lab LIP6, F-75252 Paris, France
关键词
system-level design; circuit-level design; verification; system-level modeling; SystemC AMS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a modeling, design and verification platform with a fast sizing and biasing methodology. We introduce a simple and efficient method to implement an interface between non-conservative system-level models and their circuit-level realizations. Simulation tools such as SystemC AMS and Spice simulators are combined with a sizing and biasing tool. Moreover, a transient simulation method is proposed to simulate non-linear dynamic behavior of complete mixed-signal systems. A verification testbench is introduced to monitor the effect of circuit-level non-idealities on system-level performances. The proposed platform is used to design and verify a 3-stage 6-bits Pipeline ADC. The simulation results prove the effectiveness of the proposed methodology.
引用
收藏
页码:39 / 46
页数:8
相关论文
共 50 条
  • [31] Clualifying precision of abstract SystemC models using the SystemC verification standard
    Carbognani, F
    Lennard, CK
    Ip, CN
    Cochrane, A
    Bates, P
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 88 - 94
  • [32] Modeling heterogeneous systems using SystemC-AMS case study: A wireless sensor network node
    Vasilevski, Michel
    Pecheux, Francois
    Aboushady, Hassan
    de Larnarre, Laurent
    [J]. BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 11 - 16
  • [33] SystemC for the design and modeling of programmable systems
    Donlin, A
    Braun, A
    Rose, A
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 811 - 820
  • [34] RTOS modeling using SystemC
    El-Salam, MA
    Salem, A
    Aly, G
    [J]. SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 150 - 159
  • [35] Mechatronics design and verification - Using VHDL-AMS to bridge the gap
    Heurung, T
    [J]. From Specification to Embedded Systems Application, 2005, 184 : 13 - 22
  • [36] SCBench: A Benchmark Design Suite for SystemC Verification and Validation
    Lin, Bin
    Xie, Fei
    [J]. 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 440 - 445
  • [37] An approach for the verification of SystemC designs using AsmL
    Habibi, A
    Tahar, S
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2005, 3707 : 69 - 83
  • [38] Mechatronics design and verification: Using VHDL-AMS to bridge the gap
    Heurung, Thomas
    [J]. IFIP Advances in Information and Communication Technology, 2005, 184 : 13 - 22
  • [39] Verification of SystemC Components Using the Method of Deduction
    Soumia, Elbouanani
    Ismail, Assayad
    Mohammed, Sadik
    [J]. UBIQUITOUS NETWORKING, UNET 2017, 2017, 10542 : 596 - 606
  • [40] Bond Graph Support in SystemC AMS
    Maehne, Torsten
    Vachoux, Alain
    [J]. PROCEEDINGS OF THE 2012 10TH INTERNATIONAL CONFERENCE ON BOND GRAPH MODELING AND SIMULATION (ICBGM'12), 2012, 44 (13): : 159 - 166