Structural Software-Based Self-Test of Network-on-Chip

被引：0
|
作者：
Dalirsani, Atefe [1 ]
Imhof, Michael E. [1 ]
Wunderlich, Hans-Joachim [1 ]
机构：
[1] Univ Stuttgart, Inst Comp Architecture & Comp Engn, Stuttgart, Germany
来源：
2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS) | 2014年
关键词：
Network-on-Chip (NoC); Software-Based Self-Test (SBST); Automatic Test Pattern Generation (ATPG); Boolean Satisfiability (SAT); DIAGNOSIS;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Software-Based Self-Test (SBST) is extended to the switches of complex Network-on-Chips (NoC). Test patterns for structural faults are turned into valid packets by using satisfiability (SAT) solvers. The test technique provides a high fault coverage for both manufacturing test and online test.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] A software-based self-test and hardware reconfiguration solution for VLIW processors
    Koal, Tobias
    Vierhaus, Heinrich Theodor
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 40 - 43
  • [22] RSBST: A Rapid Software-based Self-test Methodology for Processor Testing
    Vasudevan, M. S.
    Biswas, Santosh
    Sahu, Aryabartta
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 112 - 117
  • [23] On the optimized generation of Software-Based Self-Test programs for VLIW processors
    Sabena, D.
    Reorda, M. Sonza
    Sterpone, L.
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012,
  • [24] An on-line software-based self-test framework for microprocessor cores
    Benso, Alfredo
    Bosio, Alberto
    Prinetto, Paolo
    Savino, Alessandro
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 394 - 399
  • [25] Embedded software-based self-test for programmable core-based designs
    Krstic, A
    Chen, L
    Lai, WC
    Cheng, KT
    Dey, S
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 18 - 27
  • [26] High-Level Test Data Generation for Software-Based Self-Test in Microprocessors
    Oyeniran, Adeboye Stephen
    Jasnetski, Artjom
    Tsertov, Anton
    Ubar, Raimund
    2017 6TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2017, : 86 - 91
  • [27] A hierarchical approach to self-test, fault-tolerance and routing security in a Network-on-Chip
    Ravikumar, C. P.
    Swamy, S. Kendaganna
    Uma, B., V
    2019 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2019,
  • [28] RSBST: an Accelerated Automated Software-Based Self-Test Synthesis for Processor Testing
    Vasudevan Madampu Suryasarman
    Santosh Biswas
    Aryabartta Sahu
    Journal of Electronic Testing, 2019, 35 : 695 - 714
  • [29] Software-Based Self-Test Techniques for Dual-Issue Embedded Processors
    Bernardi, Paolo
    Cantoro, Riccardo
    De Luca, Sergio
    Sanchez, Ernesto
    Sansonetti, Alessandro
    Squillero, Giovanni
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (02) : 464 - 477
  • [30] On-Line Software-based Self-Test for ECC of Embedded RAM Memories
    Restifo, M.
    Bernardi, P.
    De Luca, S.
    Sansonetti, A.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 82 - 87
12345