SymBIST: Symmetry-Based Analog and Mixed-Signal Built-In Self-Test for Functional Safety

被引:23
|
作者
Pavlidis, Antonios [1 ]
Louerat, Marie-Minerve [1 ]
Faehn, Eric [2 ]
Kumar, Anand [3 ]
Stratigopoulos, Haralampos-G. [1 ]
机构
[1] Sorbonne Univ, CNRS, LIP6, F-75252 Paris, France
[2] STMicroelectronics, F-38920 Crolles, France
[3] STMicroelectronics, Greater Noida 201308, India
关键词
Built-in self-test; Integrated circuit modeling; Standards; Monitoring; Analog-digital conversion; Windows; Transient analysis; Analog and mixed-signal integrated circuit testing; built-in self-test; design-for-test; defect-oriented test; defect simulation; on-line test; concurrent error detection; BIST; GENERATION; OSCILLATOR; SIMULATION; DESIGN;
D O I
10.1109/TCSI.2021.3067180
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a Built-In Self-Test (BIST) paradigm for analog and mixed-signal (A/M-S) Integrated Circuits (ICs), called symmetry-based BIST (SymBIST). SymBIST exploits inherent symmetries in an A/M-S IC to construct signals that are invariant by default, and subsequently checks those signals against a tolerance window. Violation of invariant properties points to the occurrence of a defect or abnormal operation. SymBIST is designed to serve as a functional safety mechanism. It is reusable ranging from post-manufacturing test, where it targets defect detection, to on-line test in the field of operation, where it targets low-latency detection of transient failures and degradation due to aging. We demonstrate SymBIST on a Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). SymBIST features high defect coverage, short test time, low overhead, zero performance penalty, and has a fully digital interface making it compatible with modern digital test access mechanisms.
引用
收藏
页码:2580 / 2593
页数:14
相关论文
共 50 条
  • [31] Design of digital Built-In Self-Test for Analog to Digital Converter
    Sivakumar, M. Senthil
    Rani, S. P. Joy Vasantha
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [32] Unified built-in self-test for fully differential analog circuits
    Mir, S
    Lubaszewski, M
    Courtois, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 135 - 151
  • [33] Built-In Self-Test for automatic analog frequency response measurement
    Yang, DY
    Dai, F
    Stroud, C
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2208 - 2211
  • [34] Built-in self-test implementation for an analog-to-digital converter
    Yoo, K
    Kwon, M
    Bahng, G
    Hwang, S
    Lee, H
    Lee, J
    Seo, D
    Kim, J
    Kang, S
    Han, G
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 963 - 966
  • [35] An approach to the built-in self-test of field programmable analog arrays
    Balen, T
    Andrade, A
    Azaïs, F
    Lubaszewski, M
    Renovell, M
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 383 - 388
  • [36] Analog Neural Network Design for RF Built-In Self-Test
    Maliuk, Dzmitry
    Stratigopoulos, Haralampos-G.
    Huang, He
    Makris, Yiorgos
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [37] Digital built-in self-test of CMOS analog iterative decoders
    Yiu, M
    Gaudet, VC
    Schlegel, C
    Winstead, C
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2204 - 2207
  • [38] A Built-In Self-Test and In Situ Analog Circuit Optimization Platform
    Lee, Sanghoon
    Shi, Congyin
    Wang, Jiafan
    Sanabria, Adriana
    Osman, Hatem
    Hu, Jiang
    Sanchez-Sinencio, Edgar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3445 - 3458
  • [39] Functional Built-In Self-Test for Processor Cores in SoC
    Ubar, Raimund
    Indus, Viljar
    Kalmend, Oliver
    Evartson, Teet
    Orasson, Elmet
    2012 NORCHIP, 2012,
  • [40] Functional-oriented mask-based built-in self-test
    Santos, M. B.
    Teixeira, J. Paulo
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (05): : 491 - 498