System in package "the rebirth of SIP"

被引:9
|
作者
Brown, KM [1 ]
机构
[1] Intel Corp, Chandler, AZ 85226 USA
关键词
D O I
10.1109/CICC.2004.1358919
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
SIP, or System in Package, is a fairly old concept that is enjoying rebirth in a new body, literally. On the scene over the years as a means to create a tightly coupled high performance system using bare chips attached in a single package, the new embodiment of SIP is targeting handheld computing and communication products which require space minimization. For SIP to be successful requires reaching toward new assembly technologies to enable die thinning and stacking. Stacking the multiple chips needed for the system helps to minimize x-y package dimensions, while thinning minimizes total height, especially when stacking many chips. The challenges involve not only those of chip assembly, but also of insuring proper integration of silicon and package which need to bridge across chip design and fabrication, package design and construction, chip assembly and test. This paper will provide an overview of several SIP approaches, describe the required assembly technologies, the key silicon-package integration challenges, and how these are being brought together to enable increasing performance and function in ever decreasing space.
引用
收藏
页码:681 / 686
页数:6
相关论文
共 50 条
  • [21] An overview of System in Package (SiP) applications and technologies for CPU and communications systems
    Polka, Lesley
    Mahajan, Ravi
    Swan, Johanna
    Choksi, Gaurang
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 971 - 975
  • [22] Electrical Design and Characterization of Si Interposer for System-in-Package (SiP)
    Kato, Shinobu
    Tango, Tomoyuki
    Hasegawa, Kiyohisa
    Bhandari, Ramesh K.
    Sakai, Atsushi
    Segawa, Hiroshi
    Kariya, Takashi
    Sudo, Toshio
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1648 - +
  • [23] The dawn of 3D packaging as system-in-package (SIP)
    Kada, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (12) : 1763 - 1770
  • [24] Electrical and thermal analysis for System-in-a-Package (SiP) implementation platform
    Wang, M
    Suzuki, K
    Dai, W
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 229 - 234
  • [25] Integration of Magnetic Materials into Package RF and Power Inductors on Organic Substrates for System in Package (SiP) Applications
    Wu, Hao
    Gardner, Donald S.
    Lv, Cheng
    Zou, Zhihua
    Yu, Hongbin
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1290 - 1295
  • [26] "Molded-package-last" Process for Fan-out System in Package (FO-SiP)
    Shibata, Tomoaki
    Ogawa, Tsuyoshi
    Li, Xinrong
    Yoneda, Satoshi
    Suzuki, Naoya
    Nonaka, Toshihisa
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1757 - 1762
  • [27] SIP-SPICE internet package
    Huelsman, LP
    IEEE CIRCUITS & DEVICES, 1999, 15 (03): : 3 - +
  • [28] Design and process of 3D MEMS system-in-package (SiP)
    Lau J.H.
    Journal of Microelectronics and Electronic Packaging, 2010, 7 (01): : 10 - 15
  • [29] Area-IO DRAM/logic integration with System-in-a-Package(SiP)
    Wang, Anru
    Dai, Wayne
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 893 - 896
  • [30] Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP)
    Khan, M. Shafkat M.
    Xi, Chengjie
    Ul Haque, Md Saad
    Tehranipoor, Mark M.
    Asadizanjani, Navid
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (09): : 1360 - 1370