Hybrid spin-CMOS stochastic spiking neuron for high-speed emulation of In vivo neuron dynamics

被引:6
|
作者
Pyle, Steven D. [1 ]
Camsari, Kerem Y. [2 ]
DeMara, Ronald F. [1 ]
机构
[1] Univ Cent Florida, Elect & Comp Engn, 4000 Cent Florida Blvd, Orlando, FL 32816 USA
[2] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA
来源
IET COMPUTERS AND DIGITAL TECHNIQUES | 2018年 / 12卷 / 04期
关键词
neural nets; hybrid spin-CMOS stochastic spiking neuron; in vivo neuron dynamics; spintronic stochastic spiking neuron; S3N; biologically mimetic stochastic spiking characteristics; in vivo cortical neurons; probabilistic spintronic switching element device; thermally-driven current-controlled tunable stochasticity; SPICE simulation; perceptron functionality; stochastic neuromorphic architectures; AND-gate-based logic processing; OR-gate-based logic processing; CIRCUIT; INFERENCE; MEMORY;
D O I
10.1049/iet-cdt.2017.0145
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The spintronic stochastic spiking neuron (S3N) developed herein realises biologically mimetic stochastic spiking characteristics observed within in vivo cortical neurons, while operating several orders of magnitude more rapidly and exhibiting a favourable energy profile. This work leverages a novel probabilistic spintronic switching element device that provides thermally-driven and current-controlled tunable stochasticity in a compact, low-energy, and high-speed package. In order to close the loop, the authors utilise a second-order complementary metal-oxide-semiconductor (CMOS) synapse with variable weight control that accumulates incoming spikes into second-order transient current signals, which resemble the excitatory post-synaptic potentials found in biological neurons, and can be used to drive post-synaptic S3Ns. Simulation program with integrated circuit emphasis (SPICE) simulation results indicate that the equivalent of 1 s of in vivo neuronal spiking characteristics can be generated on the order of nanoseconds, enabling the feasibility of extremely rapid emulation of in vivo neuronal behaviours for future statistical models of cortical information processing. Their results also indicate that the S3N can generate spikes on the order of ten picoseconds while dissipating only 0.6-9.6W, depending on the spiking rate. Additionally, they demonstrate that an S3N can implement perceptron functionality, such as AND-gate- and OR-gate-based logic processing, and provide future extensions of the work to more advanced stochastic neuromorphic architectures.
引用
收藏
页码:122 / 129
页数:8
相关论文
共 50 条
  • [1] Low Cost Hybrid Spin-CMOS Compressor for Stochastic Neural Networks
    Li, Bingzhe
    Hu, Jiaxi
    Najafi, M. Hassan
    Koester, Steven
    Lilja, David J.
    [J]. GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 141 - 146
  • [2] High-speed fiber-optic scanning nonlinear endomicroscopy for imaging neuron dynamics in vivo
    Park, Hyeon-Cheol
    Guan, Honghua
    Li, Ang
    Yue, Yuanlei
    Li, Ming-Jun
    Lu, Hui
    Li, Xingde
    [J]. OPTICS LETTERS, 2020, 45 (13) : 3605 - 3608
  • [3] A High-Frequency CMOS Meminductor Emulator for Spiking Neuron
    Singh, Ankur
    Kim, Dowon
    Lee, Hyunkeun
    Lee, Byung-Geun
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [4] Design and optimization of a new CMOS high-speed H-H neuron
    Guo, Chunbing
    Xiao, Yicheng
    Jian, Mingchao
    Zhao, Jianlin
    Sun, Bo
    [J]. MICROELECTRONICS JOURNAL, 2023, 136
  • [5] High-Speed Simulation for Neuron System Base on FPGA
    Zhang Ronghua
    Wang Jiang
    Li Shuangshuang
    Che Yanqiu
    [J]. PROCEEDINGS OF THE 29TH CHINESE CONTROL CONFERENCE, 2010, : 5500 - 5504
  • [6] On the stability and dynamics of stochastic spiking neuron models: Nonlinear Hawkes process and point process GLMs
    Gerhard, Felipe
    Deger, Moritz
    Truccolo, Wilson
    [J]. PLOS COMPUTATIONAL BIOLOGY, 2017, 13 (02)
  • [7] A bio-inspired ferroelectric tunnel FET-based spiking neuron for high-speed energy efficient neuromorphic computing
    Khanday, Mudasir A.
    Khanday, Farooq A.
    [J]. MICRO AND NANOSTRUCTURES, 2024, 188
  • [8] Low Power Design of High Speed CMOS Pulse Stream Neuron Circuit
    陈继伟
    石秉学
    [J]. Journal of Semiconductors, 2000, (11) : 1064 - 1068
  • [9] A neuron-MOS parallel associator for high-speed CDMA matched filter
    Okada, A
    Shibata, T
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 392 - 395
  • [10] Simulation-Based Ultralow Energy and High-Speed LIF Neuron Using Silicon Bipolar Impact Ionization MOSFET for Spiking Neural Networks
    Kumar Kamal, Alok
    Singh, Jawar
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) : 2600 - 2606