共 50 条
- [1] Low Cost Hybrid Spin-CMOS Compressor for Stochastic Neural Networks [J]. GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 141 - 146
- [5] High-Speed Simulation for Neuron System Base on FPGA [J]. PROCEEDINGS OF THE 29TH CHINESE CONTROL CONFERENCE, 2010, : 5500 - 5504
- [7] A bio-inspired ferroelectric tunnel FET-based spiking neuron for high-speed energy efficient neuromorphic computing [J]. MICRO AND NANOSTRUCTURES, 2024, 188
- [8] Low Power Design of High Speed CMOS Pulse Stream Neuron Circuit [J]. Journal of Semiconductors, 2000, (11) : 1064 - 1068
- [9] A neuron-MOS parallel associator for high-speed CDMA matched filter [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 392 - 395