Security Risk Assessment of Server Hardware Architectures using Graph Analysis

被引:0
|
作者
Koteshwara, Sandhya [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
Hardware Security; Security Risk Assessment; Hard-ware Security Metrics;
D O I
10.1109/ASIANHOST53231.2021.9699554
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The growing complexity of server architectures, which incorporate several components with state, has necessitated rigorous assessment of the security risk both during design and operation. In this paper, we propose a novel technique to model the security risk of servers by mapping their architectures to graphs. This allows us to leverage tools from computational graph theory, which we combine with probability theory for deriving quantitative metrics for risk assessment. Probability of attack is derived for server components, with prior probabilities assigned based on knowledge of existing vulnerabilities and countermeasures. The resulting analysis is further used to compute measures of impact and exploitability of attack. The proposed methods are demonstrated on two open-source server designs with different architectures.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Network Security Risk Assessment System Based on Attack Graph and Markov Chain
    Sun, Fuxiong
    Pi, Juntao
    Lv, Jin
    Cao, Tian
    [J]. 2017 INTERNATIONAL CONFERENCE ON CLOUD TECHNOLOGY AND COMMUNICATION ENGINEERING (CTCE2017), 2017, 910
  • [32] Network Security Risk Assessment Method Based on HMM and Attack Graph Model
    Liu Si-chao
    Liu Yuan
    [J]. 2016 17TH IEEE/ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING (SNPD), 2016, : 517 - 522
  • [33] Embracing Graph Neural Networks for Hardware Security (Invited Paper)
    Alrahis, Lilas
    Patnaik, Satwik
    Shafique, Muhammad
    Sinanoglu, Ozgur
    [J]. 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [34] Using CAATs in security audits: web server access log analysis
    Fragata Neto, Claudio Gabriel
    [J]. 2017 12TH IBERIAN CONFERENCE ON INFORMATION SYSTEMS AND TECHNOLOGIES (CISTI), 2017,
  • [35] Gaussian Pyramid: Comparative Analysis of Hardware Architectures
    Oliveira, Fernanda D. V. R.
    Gomes, Jose Gabriel R. C.
    Fernandez-Berni, Jorge
    Carmona-Galan, Ricardo
    del Rio, Rocio
    Rodriguez-Vazquez, Angel
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (09) : 2308 - 2321
  • [36] POLYMORPHIC WAVELET ARCHITECTURES USING RECONFIGURABLE HARDWARE
    Pande, Amit
    Zambreno, Joseph
    [J]. 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 470 - 473
  • [37] Network security assessment using a semantic reasoning and graph based approach
    Wu, Songyang
    Zhang, Yong
    Cao, Wei
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2017, 64 : 96 - 109
  • [38] An Offline Hardware Security Assessment Approach using Symbol Assertion and Code Shredding
    Kazemi, Zahra
    Norollah, Amin
    Fazeli, Mahdi
    Hely, David
    Beroulle, Vincent
    [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 265 - 265
  • [39] Hardware Attack Risk Assessment
    Moein, Samer
    Gebali, Fayez
    Gulliver, T. Aaron
    El-Kharashi, M. Watheq
    [J]. 2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2015, : 346 - 350
  • [40] Evaluation of Network Risk Using Attack Graph Based Security Metrics
    Kumar, Santosh
    Negi, Anuradha
    Prasad, Keshav
    Mahanti, Aniket
    [J]. 2016 IEEE 14TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 14TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 2ND INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/DATACOM/CYBERSC, 2016, : 91 - 93