Cross-Architectural Design Space Exploration Tool for Reconfigurable Processors

被引:0
|
作者
Bauer, Lars [1 ]
Shafique, Muhammad [1 ]
Henkel, Joerg [1 ]
机构
[1] Univ Karlsruhe, Chair Embedded Syst, Karlsruhe, Germany
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Processors that deploy fine-grained reconfigurable fabrics to implement application-specific accelerators on-demand obtained significant attention within the last decade. They trade-off the flexibility of general-purpose processors with the performance of application-specific circuits without tailoring the processor towards a specific application domain like Application Specific Instruction Set Processors (ASIPs). Vast amounts of reconfigurable processors have been proposed, differing in multifarious architectural decisions. However, it has always been an open question, which of the proposed concepts is more efficient in certain application and/or parameter scenarios. Various reconfigurable processors were investigated in certain scenarios, but never before a systematic design space exploration across diverse reconfigurable processor concepts has been conducted with the aim to aid a designer of a reconfigurable processor. We have developed a first-of-its-kind comprehensive design space exploration tool that allows to systematically explore diverse reconfigurable processors and architectural parameters. Our tool allows presenting the first cross-architectural design space exploration of multiple fine-grained reconfigurable processors on a fair comparable basis. After categorizing fine-grained reconfigurable processors and their relevant parameters, we present our tool and an in-depth analysis of reconfigurable processors within different relevant scenarios.
引用
收藏
页码:958 / 963
页数:6
相关论文
共 50 条
  • [1] Design space exploration for java processors with cross-profiling
    Institute of Computer Engineering, Vienna University of Technology, Austria
    不详
    [J]. QEST - Int. Conf. Quant. Eval. Syst., 1600, (109-118):
  • [2] Design Space Exploration for Java']Java Processors with Cross-Profiling
    Schoeberl, Martin
    Binder, Walter
    Moret, Philippe
    Villazon, Alex
    [J]. SIXTH INTERNATIONAL CONFERENCE ON THE QUANTITATIVE EVALUATION OF SYSTEMS, PROCEEDINGS, 2009, : 109 - +
  • [3] Hypermedia processors: Design space exploration
    Kin, J
    Lee, CH
    Mangione-Smith, WH
    Potkonjak, M
    [J]. 1998 IEEE SECOND WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 1998, : 323 - 328
  • [4] Architectural Design Exploration for Neuromorphic Processors with Memristive Synapses
    Wang, Qian
    Kim, Yongtae
    Li, Peng
    [J]. 2014 IEEE 14TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2014, : 962 - 966
  • [5] A cross-architectural quantitative evaluation of mobility approaches
    Chaganti, Vasanta
    Kurose, James
    Venkataramani, Arun
    [J]. IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2018), 2018, : 639 - 647
  • [6] A cross-architectural interface for code cache manipulation
    Hazelwood, Kim
    Cohn, Robert
    [J]. CGO 2006: 4TH INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2006, : 17 - +
  • [7] A design flow for architecture exploration and implementation of partially reconfigurable processors
    Karuri, Kingshuk
    Chattopadhyay, Anupam
    Chen, Xiaolin
    Kammler, David
    Hao, Ling
    Leupers, Rainer
    Meyr, Heinrich
    Ascheid, Gerd
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1281 - 1294
  • [8] A Survey on Cross-Architectural IoT Malware Threat Hunting
    Raju, Anandharaju Durai
    Abualhaol, Ibrahim Y.
    Giagone, Ronnie Salvador
    Zhou, Yang
    Huang, Shengqiang
    [J]. IEEE ACCESS, 2021, 9 : 91686 - 91709
  • [9] Design and architectural exploration of expression-grained reconfigurable Arrays
    Ansaloni, Giovanni
    Bonzini, Paolo
    Pozzi, Laura
    [J]. 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 26 - 33
  • [10] Design space exploration for dynamically reconfigurable architectures
    Miramond, B
    Delosme, JM
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 366 - 371