Mixed-signal CMOS fuzzifier with emphasis in power consumption.

被引:11
|
作者
Carvajal, RG [1 ]
Torralba, A [1 ]
Colodro, F [1 ]
Franquelo, LG [1 ]
机构
[1] Escuela Super Ingn Sevilla, Dept Ingn Elect, Seville 41092, Spain
关键词
D O I
10.1109/MWSCAS.1999.867787
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel mixed-signal CMOS membership function generator (MFG) is presented. It is based on an enhanced version of a linear tunable transconductor proposed in [1] and implements trapezoidal/triangular Functions with all parameters (slope, position, width and height) independently and continuously adjustable. It is suitable to be used in analog and mixed-signal fuzzy circuits working in current mode. The computer simulations that verify the characteristics and performances of this circuit are given, showing high speed operation (up to 10 MHz input signals, working in continuous time) with low power consumption (about 80 mu A per MFG). The MIN-MAX rule of composition has been selected for the inference process. An innovative method Tor limiting power consumption has been devised for this kind of MFG. To this purpose, the winner-take-all circuit that makes the MIN operator, periodically deactivates its non-winning inputs. For non-fast varying input signals, considerable power saving can be achieved.
引用
收藏
页码:929 / 933
页数:5
相关论文
共 50 条
  • [31] Mixed-Signal Physically Unclonable Function With CMOS Capacitive Cells
    Kamal, Kamal Y.
    Muresan, Radu
    IEEE ACCESS, 2019, 7 : 130977 - 130998
  • [32] Analog subcircuit maintenance in mixed-signal CMOS VLSI circuits
    Chu, WS
    Current, KW
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 139 - 142
  • [33] Analog/mixed-signal circuit design in nano CMOS era
    Kobayashi, Haruo
    Aoki, Hitoshi
    Katoh, Kentaroh
    Li, Congbing
    IEICE ELECTRONICS EXPRESS, 2014, 11 (03):
  • [34] Challenges in CMOS mixed-signal designs for analog circuit designers
    Dowlatabadi, AB
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 47 - 50
  • [35] Mixed-Signal Verification Methods for Multi-Power Mixed-Signal System-on-Chip (SoC) Design
    Liang, Chao
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [36] A Low-Power High-Sensitivity CMOS Mixed-Signal Seizure-Onset Detector
    Safi-Harb, M.
    Salam, M. Tariqus
    Mirabbasi, S.
    Nguyen, D. K.
    Sawan, M.
    2011 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2011, : 5847 - 5850
  • [37] Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications
    Elwan, HO
    Ismail, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (05): : 388 - 398
  • [38] A flexible mixed-signal/RF CMOS technology for implantable electronics applications
    Hsieh, C. Y.
    Chen, C. S.
    Tsou, W. A.
    Yeh, Y. T.
    Wen, K. A.
    Fan, L-S
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2010, 20 (04)
  • [39] A new mixed-signal CMOS fuzzy logic controller in current mode
    Ghasemzadeh, Mehdi
    Hadidi, Khayrollah
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2020, 38 (04) : 5033 - 5044
  • [40] A mixed-signal CMOS DTCNN chip for pixel-level snakes
    Brea, VM
    Vilariño, DL
    Cabello, D
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 465 - 468