Heuristics for Thread-Level Speculation in Web Applications

被引：2
|
作者：
Martinsen, Jan Kasper [1 ]
Grahn, Hakan [1 ]
Isberg, Anders [2 ]
机构：
[1] Blekinge Inst Technol, Sch Comp, SE-37179 Karlskrona, Sweden
[2] Sony Mobile Commun AB, SE-22188 Lund, Sweden
来源：
IEEE COMPUTER ARCHITECTURE LETTERS | 2014年 / 13卷 / 02期
关键词：
Multicore processors; Parallel Computing; Automatic Parallelization; !text type='Java']Java[!/text]Script;
D O I：
10.1109/L-CA.2013.26
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
JavaScript is a sequential programming language, and Thread-Level Speculation has been proposed to dynamically extract parallelism in order to take advantage of parallel hardware. In previous work, we have showed significant speed-ups with a simple on/off speculation heuristic. In this paper, we propose and evaluate three heuristics for dynamically adapt the speculation: a 2-bit heuristic, an exponential heuristic, and a combination of these two. Our results show that the combined heuristic is able to both increase the number of successful speculations and decrease the execution time for 15 popular web applications.
引用
收藏
页码：77 / 80
页数：4
相关论文
共 50 条
  • [31] Reducing Memory in Software-Based Thread-Level Speculation for Java']JavaScript Virtual Machine Execution of Web Applications
    Martinsen, Jan Kasper
    Grahn, Hakan
    Isberg, Anders
    Sundstrom, Henrik
    2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 181 - 184
  • [32] Compiler Optimizations for Parallelizing General-Purpose Applications under Thread-Level Speculation
    Zhai, Antonia
    Wang, Shengyue
    Yew, Pen-Chung
    He, Guojin
    PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, : 271 - 272
  • [33] Reducing Memory Buffering Overhead in Software Thread-Level Speculation
    Cao, Zhen
    Verbrugge, Clark
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), 2016, : 12 - 22
  • [34] A Lightweight In-Place Implementation for Software Thread-Level Speculation
    Oancea, Cosmin E.
    Mycroft, Alan
    Harris, Tim
    SPAA'09: PROCEEDINGS OF THE TWENTY-FIRST ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2009, : 223 - 232
  • [35] Compiler-Driven Software Speculation for Thread-Level Parallelism
    Yiapanis, Paraskevas
    Brown, Gavin
    Lujan, Mikel
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2016, 38 (02):
  • [36] Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories
    Salamanca, Juan
    Amaral, Jose Nelson
    Araujo, Guido
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 586 - 595
  • [37] Min-cut program decomposition for thread-level speculation
    Johnson, TA
    Eigenmann, R
    Vijaykumar, TN
    ACM SIGPLAN NOTICES, 2004, 39 (06) : 59 - 70
  • [38] Tradeoffs in buffering memory state for thread-level speculation in multiprocessors
    Garzarán, MJ
    Prvulovic, M
    Llaberiá, JM
    Viñals, V
    Rauchwerger, L
    Torrellas, J
    NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 191 - 202
  • [39] Dynamic Core Allocation for Energy-Efficient Thread-Level Speculation
    Li, Meirong
    Zhao, Yinliang
    Si, Yongqiang
    2014 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, : 682 - 689
  • [40] Thread-Level Speculation on Off-the-Shelf Hardware Transactional Memory
    Odaira, Rei
    Nakaike, Takuya
    2014 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2014, : 212 - 221
12345