General design of reversible sequential machines based on reversible logic elements

被引:4
|
作者
Tang, Ming-Xiao [1 ]
Lee, Jia [1 ,2 ]
Morita, Kenichi [3 ]
机构
[1] Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China
[2] Chongqing Key Lab Software Theory & Technol, Chongqing, Peoples R China
[3] Hiroshima Univ, Grad Sch Engn, Higashihiroshima 724, Japan
关键词
Reversible sequential machine; Reversible logic element; Asynchronous operation; Reconfigurability;
D O I
10.1016/j.tcs.2014.11.032
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a scheme for decomposing reversible sequential machines (RSMs) into simple reversible logic elements (RLEs). This scheme is generalized from the previous constructions of reversible Turing machines (RTMs) using various RLEs (Lee et al. 2012), in which each RTM is composed by a uniform circuit of identical RSMs associated with two states. Each RSM's operation in the circuit, however, is subject to strict conditions that prevent direct extension of their constructions to more general RSMs. Our novel scheme to the contrary, imposes no condition on the operations of an RSM which may take any arbitrary number of states. Moreover, each RSM's construction can work asynchronously without a clock signal to synchronize all RLEs comprising the construction. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:19 / 27
页数:9
相关论文
共 50 条
  • [1] Design of 1-tape 2-symbol reversible Turing machines based on reversible logic elements
    Lee, Jia
    Yang, Rui-Long
    Morita, Kenichi
    [J]. THEORETICAL COMPUTER SCIENCE, 2012, 460 : 78 - 88
  • [2] DESIGN OF BASIC SEQUENTIAL CIRCUITS USING REVERSIBLE LOGIC
    Rohini, H.
    Rajashekar, S.
    PriyatamKumar
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2110 - 2115
  • [3] Design of reversible sequential elements with feasibility of transistor implementation
    Thapliyal, Himanshu
    Vinod, A. P.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 625 - 628
  • [4] Design of Reversible Logic Based ALU
    Dhanabal, R.
    Sahoo, Sarat Kumar
    Bharathi, V.
    Bhavya, V.
    Chandrakant, Patil Ashwini
    Sarannya, K.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 303 - 313
  • [5] Synthesis of reversible sequential elements
    Chuang, Min-Lun
    Wang, Chun-Yao
    [J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 420 - +
  • [6] Synthesis of Reversible Sequential Elements
    Chuang, Min-Lun
    Wang, Chun-Yao
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 3 (04)
  • [7] The Design of Reversible Gate and Reversible Sequential Circuit based on DNA Computing
    Song, Tao
    Wang, Shudong
    Wang, Xun
    [J]. 2008 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEM AND KNOWLEDGE ENGINEERING, VOLS 1 AND 2, 2008, : 114 - +
  • [8] Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures
    Morrison, Matthew
    Ranganathan, Nagarajan
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 126 - 131
  • [9] An Arithmetic Logic Unit Design Based on Reversible Logic Gates
    Guan, Zhijin
    Li, Wenjuan
    Ding, Weiping
    Hang, Yueqin
    Ni, Lihui
    [J]. 2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 925 - 931
  • [10] Reversible Logic Elements with Memory and Their Universality
    Morita, Kenichi
    [J]. ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2013, (128): : 3 - 14