A Graph-Theoretic Approach for Spatial Filtering and Its Impact on Mixed-Type Spatial Pattern Recognition in Wafer Bin Maps

被引:12
|
作者
Ezzat, Ahmed Aziz [1 ]
Liu, Sheng [2 ]
Hochbaum, Dorit S. [3 ]
Ding, Yu [4 ]
机构
[1] Rutgers State Univ, Dept Ind & Syst Engn, Piscataway, NJ 08854 USA
[2] Univ Toronto, Rotman Sch Management, Toronto, ON M5S 3E6, Canada
[3] Univ Calif Berkeley, Dept Ind Engn & Operat Res, Berkeley, CA 94720 USA
[4] Texas A&M Univ, Dept Ind & Syst Engn, College Stn, TX 77843 USA
关键词
Systematics; Task analysis; Semiconductor device modeling; Pattern recognition; Shape; Mixture models; Production; Clustering; Graph theory; Spatial data science; Unsupervised learning; Wafer bin maps; NEURAL-NETWORK APPROACH; DEFECT PATTERNS; SEMICONDUCTOR WAFERS; CLASSIFICATION; MODEL; IDENTIFICATION; FAILURE; SYSTEM;
D O I
10.1109/TSM.2021.3062943
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Statistical quality control in semiconductor manufacturing hinges on effective diagnostics of wafer bin maps, wherein a key challenge is to detect how defective chips tend to spatially cluster on a wafer-a problem known as spatial pattern recognition. Recently, there has been a growing interest in mixed-type spatial pattern recognition-when multiple defect patterns, of different shapes, co-exist on the same wafer. Mixed-type spatial pattern recognition entails two central tasks: (1) spatial filtering, to distinguish systematic patterns from random noises; and (2) spatial clustering, to group filtered patterns into distinct defect types. Observing that spatial filtering is instrumental to high-quality mixed-type pattern recognition, we propose to use a graph-theoretic method, called adjacency-clustering, which leverages spatial dependence among adjacent defective chips to effectively filter the raw wafer maps. Tested on real-world data and compared against a state-of-the-art approach, our proposed method achieves at least 46% gain in terms of internal cluster validation quality (i.e., validation without external class labels), and about 5% gain in terms of Normalized Mutual Information-an external cluster validation metric based on external class labels. Interestingly, the margin of improvement appears to be a function of the pattern complexity, with larger gains achieved for more complex-shaped patterns.
引用
收藏
页码:194 / 206
页数:13
相关论文
共 16 条
  • [1] Mixed-type defect pattern recognition in noisy labeled wafer bin maps
    Kim, Sumin
    Kim, Heeyoung
    QUALITY ENGINEERING, 2023,
  • [2] Detection and Recognition of Mixed-Type Defect Patterns in Wafer Bin Maps via Tensor Voting
    Wang, Rui
    Chen, Nan
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2022, 35 (03) : 485 - 494
  • [3] Detection and clustering of mixed-type defect patterns in wafer bin maps
    Kim, Jinho
    Lee, Youngmin
    Kim, Heeyoung
    IISE TRANSACTIONS, 2018, 50 (02) : 99 - 111
  • [4] UnionMixup and Max-Min-Saliency Mixup for Mixed-type Defect Recognition of Wafer Bin Maps
    Yu, Qingqing
    IEICE ELECTRONICS EXPRESS, 2024, 21 (10):
  • [5] Mixed-Type Wafer Failure Pattern Recognition (Invited Paper)
    Geng, Hao
    Sun, Qi
    Chen, Tinghuan
    Xu, Qi
    Ho, Tsung-Yi
    Yu, Bei
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 727 - 732
  • [6] Mixup-based classification of mixed-type defect patterns in wafer bin maps
    Shin, Wooksoo
    Kahng, Hyungu
    Kim, Seoung Bum
    COMPUTERS & INDUSTRIAL ENGINEERING, 2022, 167
  • [7] Classification of Mixed-Type Defect Patterns in Wafer Bin Maps Using Convolutional Neural Networks
    Kyeong, Kiryong
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (03) : 395 - 402
  • [8] Deformable Convolutional Networks for Efficient Mixed-Type Wafer Defect Pattern Recognition
    Wang, Junliang
    Xu, Chuqiao
    Yang, Zhengliang
    Zhang, Jie
    Li, Xiaoou
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (04) : 587 - 596
  • [9] Semantic Segmentation-Based Wafer Map Mixed-Type Defect Pattern Recognition
    Yan, Jinda
    Sheng, Yi
    Piao, Minghao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 4065 - 4074
  • [10] Mixed-Type Wafer Defect Pattern Recognition Framework Based on Multifaceted Dynamic Convolution
    Wei, Yuxiang
    Wang, Huan
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71