A 0.4THz Radiating On-chip Locked Source in 65nm CMOS

被引:0
|
作者
Mustafa, Firass [1 ]
Socher, Eran [1 ]
机构
[1] Tel Aviv Univ, Sch Elect Engn, IL-69978 Tel Aviv, Israel
关键词
Injection locking; antenna; wireless; D-band; Y-band; THz; VCO; source; CMOS; EIRP;
D O I
10.1109/COMCAS52219.2021.9629060
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper a Y-band THz radiating CMOS source in the is presented. The source is based on a differential buffer- less Colpitts D-band VCO, which is tuned by controlling its gate- source capacitance through its transistor drain-gate voltage. The transistor drains are directly coupled to an on-chip loop antenna that chokes the fundamental signal while efficiently radiating the 3rd harmonic generated by the VCO transistor nonlinearity. The source is locked using an external D-band source that radiates the CMOS chip and injection locks the source through its fundamental oscillation. The source can be tuned in a wide frequency range of 405 to 421 GHz with peak total output power of -15dBm (DC to THz radiated power efficiency of 0.1%), EIRP of -6 dBm and DC to EIRP power efficiency of 1.1%. This concept enables simple and cost-effective locked CMOS THz source arrays.
引用
收藏
页码:181 / 184
页数:4
相关论文
共 50 条
  • [21] A Bandwidth Tracking Technique for a 65nm CMOS Digital Phase-Locked Loop
    Hsieh, Ping-Hsuan
    Maxey, Jay
    Yang, Chih-Kong Ken
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 124 - +
  • [22] Characterization of on-chip balun with patterned floating shield in 65 nm CMOS
    韦家驹
    王志功
    半导体学报, 2011, 32 (10) : 67 - 73
  • [23] Characterization of on-chip balun with patterned floating shield in 65 nm CMOS
    Wei Jiaju
    Wang Zhigong
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
  • [24] Design of on-chip antennas for THz detector and source in CMOS (Invited paper)
    Xu, Lei-Jun
    Zhao, Xin-Ke
    Bai, Xue
    IET MICROWAVES ANTENNAS & PROPAGATION, 2023, 17 (06) : 454 - 466
  • [25] A 0.56 THz Phase-Locked Frequency Synthesizer in 65 nm CMOS Technology
    Zhao, Yan
    Chen, Zuow-Zun
    Du, Yuan
    Li, Yilei
    Al Hadi, Richard
    Virbila, Gabriel
    Xu, Yinuo
    Kim, Yanghyo
    Tang, Adrian
    Reck, Theodore J.
    Chang, Mau-Chung Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 3005 - 3019
  • [26] Chip package interaction for 65nm CMOS technology with C4 interconnections
    Farooq, Mukta
    Melville, Ian
    Muzzy, Christopher
    McLaughlin, Paul V.
    Hannon, Robert
    Sauter, Wolfgang
    Muncy, Jennifer
    Questad, David
    Carey, Charles
    Cullinan-Scholl, Mary
    McGahay, Vincent
    Angyal, Matthew
    Nye, Henry
    Lane, Michael
    Liu, Xiao Hu
    Shaw, Thomas
    Murray, Conal
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 196 - +
  • [27] 65nm CMOS BULK to SOI comparison
    Pelloie, J. L.
    Laplanche, Y.
    Chen, T. F.
    Huang, Y. T.
    Liu, P. W.
    Chiang, W. T.
    Huang, M. Y. T.
    Tsai, C. H.
    Cheng, Y. C.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 69 - +
  • [28] Performance Comparison of Self-Mixing Transistors at 0.56 and 1.06 THz in 65nm CMOS
    De Vroede, Ariane
    Reynaert, Patrick
    2021 46TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER AND TERAHERTZ WAVES (IRMMW-THZ), 2021,
  • [29] A 228μW Injection Locked Ring Oscillator based BPSK Demodulator in 65nm CMOS
    Zhu, Qiang
    Xu, Yang
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 497 - 500
  • [30] A 65nm CMOS Phase-locked Loop for 5G Mobile Communications
    You, Suming
    Zhang, Changchun
    Yuan, Feng
    Zhang, Yi
    Zhang, Ying
    2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2019, : 2180 - 2185