A Purely-VCO-based Single-loop High-order Continuous-time ΣΔ ADC

被引：0

作者：

Yoon, Yeonam ^{[1
]}

Lee, Kyoungtae ^{[1
]}

Wang, Peijun ^{[1
]}

Sun, Nan ^{[1
]}

机构：

[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA

来源：

2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年

关键词：

BANDWIDTH; MODULATOR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reports a voltage-controlled oscillator (VCO)-based single-loop continuous-time (CT) Sigma Delta analog-to-digital converter (ADC) that does not need any OTA-based analog integrator. It achieves the second-order noise shaping by cascading two VCO-based integrators and removing the sampling operation in the first VCO-based integrator. Behavioral simulations confirm the validity of the proposed ADC architecture.

引用

页码：926 / 929

页数：4

共 50 条

[1] VCO-BASED CONTINUOUS-TIME SIGMA DELTA ADC BASED ON A DUAL-VCO-QUANTIZER-LOOP STRUCTURE
Xu, Z. T.
Zhang, X. L.
Chen, J. Z.
Hu, S. G.
Yu, Q.
Liu, Y.
Lim, W. M.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (09)
[2] True high-order VCO-based ADC
Babaie-Fishani, A.
Rombouts, P.
ELECTRONICS LETTERS, 2015, 51 (01) : 23 - U53
[3] Design of a high-order single-loop Σ△ ADC followed by a decimator in 0.18μm CMOS technology
李迪
杨银堂
石立春
吴笑峰
半导体学报, 2009, 30 (10) : 94 - 99
[4] High-order continuous-time incremental ΣΔ ADC for multi-channel applications
Garcia, Julian
Rusu, Ana
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1121 - 1124
[5] Performance optimization for high-order continuous-time ΣΔ modulators with extra loop delay
Luh, L
Choma, J
Draper, J
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 669 - 672
[6] Continuous-time Delta-Sigma Modulators: Single-loop versus MASH
Qi, Liang
Ni, Tianming
Qin, Xinyu
Chen, Mingyi
Li, Yongfu
Wang, Guoxing
18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 252 - 253
[7] Design of a high-order single-loop Sigma Delta ADC followed by a decimator in 0.18 mu m CMOS technology
Li Di
Yang Yintang
Shi Lichun
Wu Xiaofeng
JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
[8] Highly Linear Continuous-Time MASH ΔΣ ADC with Dual VCO-based Quantizers
Xu, Yang
Leuenberger, Spencer
Moon, Un-Ku
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2033 - 2036
[9] Single-Loop Delta-Sigma ADC Using Noise-Coupled VCO Quantizer
Sadollahi, Mahmoud
Shi, Lukang
Wang, Yanchao
Temes, Gabor C.
2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 149 - 152
[10] A Phase Domain Excess Loop Delay Compensation Technique with Latency Optimized Phase Selector for VCO-based Continuous-Time ΔΣ ADC
Guo, Yuekang
Jin, Jing
Liu, Xiaoming
Zhou, Jianjun
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,

← 1 2 3 4 5 →