共 50 条
- [41] Congestion driven incremental placement algorithm for standard cell layout ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
- [42] A new timing-driven standard cell placement algorithm 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
- [43] FDPrior: A Force-Directed Based Parallel Partitioning Algorithm for Three Dimensional Integrated Circuits on GPGPU 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 70 - 73
- [44] An advanced pre-positioning method for the force-directed graph visualization based on pagerank algorithm COMPUTERS & GRAPHICS-UK, 2015, 47 : 24 - 33
- [45] A channel based asynchronous low power high performance standard-cell based sequential decoder implemented with QDI templates 10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2004, : 187 - 197