Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC

被引：9
|
作者：
Kim, Seonggeon [1 ]
Lee, Kang-Yoon [2 ]
Lee, Minjae [1 ]
机构：
[1] Gwangju Inst Sci & Technol, Sch Elect Engn & Comp Sci, Gwangju 123, South Korea
[2] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2018年 / 65卷 / 09期
基金：
新加坡国家研究基金会;
关键词：
Digital-to-analog converter (DAC); currentsteering (CS); return-to-zero (RZ); signal-to-noise ratio (SNR); random clock jitter; low-pass filter (LPF); high-pass filter (HPF); TO-ANALOG CONVERTERS; TIMING JITTER;
D O I：
10.1109/TCSI.2018.2821198
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, signal-to-noise ratio (SNR) degradation from random clock jitter in a current-steering digitalto- analog converter (CS-DAC) is analyzed based on a timing-to-amplitude error conversion method. A closed-form equation is derived to predict SNR for white noise clock jitter (WN-J) and low-pass filtered clock jitter (LPF-J) in nonreturn- to-zero (NRZ) and return-to-zero (RZ) DAC. Especially for the clock source with LPF-J, our equation predicts that the return-to-zero (RZ) DAC SNR is better than what the conventional analysis foresees due to the high-pass filter function derived in our analysis. Our analysis completely captures both WN-J and LPF-J in NRZ and RZ DAC, and is verified in both MATLAB simulation and measurement with the difference of less than 2 dB.
引用
收藏
页码：2832 / 2841
页数：10
相关论文
共 50 条
  • [31] Folded-current-steering DAC: An approach to low-voltage high-speed high-resolution D/A converters
    Radiom, Soheil
    Sheikholeslami, Behzad
    Aminzadeh, Harried
    Lotfi, Reza
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4783 - +
  • [32] Investigation on all-optical clock recovery from high-speed NRZ data
    Wu, Tong
    Qiu, Kun
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2004, 33 (06):
  • [33] Characterization of substrate noise coupling in high speed CMOS current-steering D/A converter
    Zhu, ZM
    Yang, YT
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 48 - 51
  • [34] Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder
    Aliparast, Peiman
    Nasirzadeh, Nasser
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (03) : 195 - 204
  • [35] Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder
    Peiman Aliparast
    Nasser Nasirzadeh
    Analog Integrated Circuits and Signal Processing, 2009, 60 : 195 - 204
  • [36] Design a low-jitter clock for high-speed data converters system
    Li, YK
    Zhang, GR
    Tian, QM
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 546 - 548
  • [37] RF-Power Induced Clock Jitter Degradation and Its Modeling in High-Speed I/O Interfaces
    Gaskill, Steven G.
    Hsu, Hao-Han
    Chen, Chung-Hao
    2018 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL INTEGRITY AND POWER INTEGRITY (EMC, SI & PI), 2018, : 292 - 296
  • [38] Application of semiconductor optical amplifiers in high-speed all-optical NRZ to RZ format conversion
    Yang, Xuelin
    Manning, Robert J.
    Mishra, Arvind K.
    Webb, Roderick P.
    Ellis, Andrew D.
    Cotter, David
    ICTON 2007: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS, VOL 2, 2007, : 228 - +
  • [39] Polynomial Chaos modeling for jitter estimation in high-speed links
    Dolatsara, Majid Ahadi
    Yu, Huan
    Hejase, Jose Ale
    Becker, Wiren Dale
    Swaminathan, Madhavan
    2018 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2018,
  • [40] The Effect of Timing Jitter on High-speed OFDM Systems
    Yang, Lei
    Fitzpatrick, Paul
    Armstrong, Jean
    AUSCTW: 2009 AUSTRALIAN COMMUNICATIONS THEORY WORKSHOP, 2009, : 12 - 16
12345