Nanostructured electrodes for biocompatible CMOS integrated circuits

被引:10
|
作者
Graham, Anthony H. D. [1 ]
Bowen, Chris R. [2 ]
Robbins, Jon [3 ]
Lalev, Georgi [4 ]
Marken, Frank [5 ]
Taylor, John [1 ]
机构
[1] Univ Bath, Dept Elect & Elect Engn, Bath BA2 7AY, Avon, England
[2] Univ Bath, Dept Mech Engn, Bath BA2 7AY, Avon, England
[3] Kings Coll London, Receptors & Signalling Wolfson CARD, Higher Educ Acad Teaching Practice, London SE1 1UL, England
[4] Cardiff Univ, Mfg Engn Ctr, Nanomfg Technol Lab, Cardiff CF24 3AA, S Glam, Wales
[5] Univ Bath, Dept Chem, Bath BA2 7AY, Avon, England
来源
SENSORS AND ACTUATORS B-CHEMICAL | 2010年 / 147卷 / 02期
基金
英国工程与自然科学研究理事会;
关键词
Electrode; CMOS; Anodic aluminum oxide (AAO); Biocompatibility; Impedance; Biosensor; POROUS ANODIC ALUMINA; PULSED ELECTRODEPOSITION; NANOWIRE ARRAYS; BARRIER LAYER; CU ALLOY; SILICON; GROWTH; OXIDE; FABRICATION; TEMPLATE;
D O I
10.1016/j.snb.2010.03.030
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper reports on the adaptation of standard complementary metal oxide semiconductor (CMOS) integrated circuit (IC) technology for biocompatibility, enabling a low-cost solution for drug discovery pharmacology, neural interface systems, cell-based biosensors and electrophysiology. The basis for the process is the anodisation of IC aluminium electrodes to form nanoporous alumina. The porous alumina was electrochemically thinned to reduce the alumina electrode impedance. For applications where a porous electrode surface is either preferred or acceptable, we demonstrated that porosity can be manipulated at room temperature by modifying the anodising electrolyte to include up to 40% polyethylene glycol and reducing the phosphoric acid concentration from 4% (w/v) to 1%. For applications requiring a planar microelectrode surface, a noble metal was electrodeposited into the pores of the alumina film. Limited success was achieved with a pH 7 platinum and pH 5 gold cyanide bath but good results were demonstrated with a pH 0.5 gold chloride bath which produced planar biocompatible electrodes. A further reduction in impedance was produced by deposition of platinum-black, which may be a necessary additional step for demanding applications such as neuronal recording. During this work a capability for real-time electrochemical impedance spectroscopy (EIS) was developed to study anodisation, barrier oxide thinning, oxide breakdown and electrodeposition processes. To study the pore morphology, focused ion beam (FIB) was employed to produce cross-sectional cuts of the IC features which were inspected by SEM with an 'In-lens' detector. The anodisation process and the optional electrodeposition steps require only simple bench equipment operated at room temperature and is therefore a viable route for manufacturing low-cost biocompatible electrodes from standard CMOS ICs. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:697 / 706
页数:10
相关论文
共 50 条
  • [31] RELIABILITY OF CMOS SOS INTEGRATED-CIRCUITS
    VELORIC, H
    DUGAN, MP
    MORRIS, W
    DENNING, R
    SCHNABLE, G
    RCA REVIEW, 1984, 45 (02): : 230 - 248
  • [33] Fast, simple ZnO/organic CMOS integrated circuits
    Mourey, Devin A.
    Park, Sung Kyu
    Zhao, Dalong A.
    Sun, Jie
    Li, Yuanyuan V.
    Subramanian, Sankar
    Nelson, Shelby F.
    Levy, David H.
    Anthony, John E.
    Jackson, Thomas N.
    ORGANIC ELECTRONICS, 2009, 10 (08) : 1632 - 1635
  • [34] Electronic-photonic integrated circuits on the CMOS platform
    Kimerling, L. C.
    Ahn, D.
    Apsel, A. B.
    Beals, M.
    Carothers, D.
    Chen, Y-K.
    Conway, T.
    Gill, D. M.
    Grove, M.
    Hong, C. -Y.
    Lipson, M.
    Liu, J.
    Michel, J.
    Pan, D.
    Patel, S. S.
    Pomerene, A. T.
    Rasras, M.
    Sparacin, D. K.
    Tu, K-Y.
    White, A. E.
    Wong, C. W.
    SILICON PHOTONICS, 2006, 6125
  • [35] Graphene/Si CMOS Hybrid Hall Integrated Circuits
    Huang, Le
    Xu, Huilong
    Zhang, Zhiyong
    Chen, Chengying
    Jiang, Jianhua
    Ma, Xiaomeng
    Chen, Bingyan
    Li, Zishen
    Zhong, Hua
    Peng, Lian-Mao
    SCIENTIFIC REPORTS, 2014, 4
  • [36] LATCH-UP IN CMOS INTEGRATED-CIRCUITS
    GREGORY, BL
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (06) : 293 - 299
  • [37] Graphene/Si CMOS Hybrid Hall Integrated Circuits
    Le Huang
    Huilong Xu
    Zhiyong Zhang
    Chengying Chen
    Jianhua Jiang
    Xiaomeng Ma
    Bingyan Chen
    Zishen Li
    Hua Zhong
    Lian-Mao Peng
    Scientific Reports, 4
  • [38] Backside picosecond timing measurements on CMOS integrated circuits
    Tsang, JC
    Kash, JA
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 526 - 531
  • [39] Overstress and electrostatic discharge in CMOS and BCD integrated circuits
    Meneghesso, G
    Ciappa, M
    Malberti, P
    Sponton, L
    Croce, G
    Contiero, C
    Zanoni, E
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1739 - 1746
  • [40] Laser beam backside probing of CMOS integrated circuits
    Kasapi, S
    Tsao, CC
    Wilsher, K
    Lo, W
    Somani, S
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 957 - 961