Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits

被引：0

作者：

Shen, Shiue-Tsung ^{[1
]}

Liu, Wei-Hsiao ^{[1
]}

Ma, En-Hua ^{[1
]}

Li, James Chien-Mo ^{[1
]}

Cheng, I-Chun ^{[2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Lab Dependable Syst, Taipei, Taiwan

[2] Natl Taiwan Univ, Grad Inst Photon & Optoelect, Dept Elect Engn, Taipei, Taiwan

来源：

2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

THIN-FILM TRANSISTORS; INSTABILITY MECHANISMS; BIAS DEPENDENCE; STABILITY; GLASS; TIME;

D O I：

10.1109/ATS.2009.68

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents Very-low-voltage (VLV) testing for digital NMOS circuits based on amorphous silicon thin film transistor (a-Si TFT) technology. The proposed VLV, testing is an economic alternative to burn-ill because the former is non-destructive and can be easily performed on regular ATE in a short time. 140 circuits under test (CUT) of two different design styles are implemented in 8 mu m a-Si TFT technology on the glass substrate. All CUT are tested both at nominal voltage (10V) and very low voltage (7V), followed by a 200 second voltage stress at 30%. Seven unreliable CUT that escape nominal voltage (NV) testing are successfully caught by VLV testing and there is no CUT that is caught by NV testing but escapes VLV testing. The results indicate that VLV testing is more effective than NV testing in screening out unreliable a-Si TFT circuits.

引用

页码：75 / +

页数：2

共 50 条

[1] Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits
Shen, Shiue-Tsung
Liu, Wei-Hsiao
Li, James Chien-Mo
Cheng, I-Chun
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 611 - 611
[2] Quantitative analysis of very-low-voltage testing
Chang, JTY
McCluskey, EJ
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 332 - 337
[3] Detecting delay flaws by very-low-voltage testing
Chang, JTY
McCluskey, EJ
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 367 - 376
[4] Very-Low-Voltage and Ultra-Low-Power Analog Circuits for Nomadic Applications
Maloberti, Franco
Bonizzoni, Edoardo
Basyurt, Pinar Basak
2016 IEEE 7TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2016, : 403 - 410
[5] Reliability Screening of a-Si TFT Circuits: Very-Low Voltage and IDDQ Testing
Shen, Shiue-Tsung
Liu, Chester
Ma, En-Hua
Cheng, I-Chun
Li, James Chien-Mo
JOURNAL OF DISPLAY TECHNOLOGY, 2010, 6 (12): : 592 - 600
[6] A CMOS threshold voltage reference source for very-low-voltage applications
Ferreira, Luis H. C.
Pimenta, Tales C.
Moreno, Robson L.
MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1867 - 1873
[7] The pros and cons of very-low-voltage testing: An analysis based on resistive bridging faults
Engelke, P
Polian, I
Renovell, M
Seshadri, B
Becker, B
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 171 - 178
[8] Very Low Voltage testing of SOI integrated circuits
MacDonald, E
Touba, NA
20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 25 - 30
[9] Investigate for Very-Low-Voltage Test Implemented In Probe
Liu, Yan
Li, Helen
Zheng, Albert
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 716 - 720
[10] Very-Low-Voltage Charge Pump Topologies for IoT Applications
Ballo, Andrea
Grasso, Alfio Dario
Palumbo, Gaetano
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (06) : 2283 - 2292

← 1 2 3 4 5 →