Signal Integrity Analysis of Package and Printed Circuit Board With Multiple Vias in Substrate of Layered Dielectrics

被引:27
|
作者
Wu, Boping [1 ]
Tsang, Leung [1 ]
机构
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
来源
关键词
Foldy-Lax equation; high-speed interconnects; hybrid dielectrics; inhomogeneous media; printed circuit boards (PCBs); signal integrity; via connections; LARGE NUMBER; SCATTERING; HOLE;
D O I
10.1109/TADVP.2009.2026482
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper successfully extends the Foldy-Lax multiple scattering approach to model massively-coupled multiple vias in substrate of layered dielectrics between two horizontal power/ground plates. The dyadic Green's functions of layered dielectrics are expressed in vector cylindrical waves and modal representations. Formulations are derived for admittances and S-parameters of single via and multiple vias structures. The CPUs and results of S-parameters are illustrated for various sizes of via array. For the case of 16 16 via array through hybrid dielectrics in single interior layer, the CPU is about 0.8 s per frequency and is at least three orders of magnitude faster than Ansoft HFSS. The results are within 5% difference of accuracy up to 20 GHz. This full-wave method is able to include all the coupling effects among the multiple vias. It is also shown that the approach of using effective dielectric constant by assuming an effective homogeneous media does not give accurate results.
引用
收藏
页码:510 / 516
页数:7
相关论文
共 50 条
  • [1] Printed circuit board signal integrity analysis at CERN.
    Evan, J
    Sainson, JM
    PROCEEDINGS OF THE SEVENTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2001, 2001 (05): : 401 - 405
  • [2] Simulation of signal integrity on printed circuit board
    Solution Service Group, EDA Business Organization, Agilent Technologies Japan, Ltd., 9-1 Takakura-cho, Hachiouji-shi, Tokyo 192-8510, Japan
    J. Jpn. Inst. Electron. Packag., 2008, 3 (186-191): : 186 - 191
  • [3] Circuit Model and Signal Integrity Analysis for Multilayer Printed Circuit Board Interconnection
    Kong, Fan
    Sheng, Weixing
    Ma, Xiaofeng
    Han, Yubing
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2014, 24 (04) : 478 - 489
  • [4] Analysis of Signal Integrity/Power Integrity in Multilayer Printed Circuit Board and Two Improving Methods
    Kang, Hee-do
    Kim, Hyun
    Yook, Jong-Gwan
    IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, : 210 - +
  • [5] FDTD modeling of printed circuit board signal integrity and radiation
    Fornberg, PE
    Byers, A
    Piket-May, M
    Holloway, CL
    2000 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2000, : 307 - 312
  • [6] OPTIMUM VIAS DISTRIBUTION TO A PRINTED CIRCUIT BOARD
    Plesca, Adrian
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (06): : 332 - 338
  • [7] Analysis and measurement of small inductance of loops and vias on printed circuit board
    Chen, Y
    Chen, GZ
    Smedley, K
    IECON'03: THE 29TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1 - 3, PROCEEDINGS, 2003, : 1661 - 1666
  • [8] Modeling and Analysis of Radiated Emissions and Signal Integrity of Capacitively Loaded Printed Circuit Board Interconnections
    Wong, Bert W. -J.
    Cantoni, Antonio
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (05) : 1087 - 1096
  • [9] Calculating partial inductance of vias for printed circuit board Modeling
    Miller, JR
    Novak, I
    Chou, TY
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 123 - 126
  • [10] Differential Vias Transition Modeling in a Multilayer Printed Circuit Board
    Cocchini, Matteo
    Cheng, Wheling
    Zhang, Jianmin
    Fisher, John
    Fan, Jun
    Drewniak, James L.
    Zhang, Yaojiang
    2008 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, 2008, : 861 - +