DSP-based implementation of soft Viterbi decoder for power line communications

被引:0
|
作者
Bali, Mohamed Chaker [1 ]
Rebai, Chiheb [1 ]
机构
[1] Univ Carthage, SUPCOM, GRESCOM Res Lab, Carthage, Tunisia
来源
2014 IEEE 11TH CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC) | 2014年
关键词
power line communications; Smart Grids; S-FSK; FEC; convolutional code; Viterbi decoding;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
When using power line communications (PLC) modems for Smart Grids (SG), achieving fast and reliable data transmission is one of the key issues. This paper investigate a soft Viterbi decoder to reduce errors effects of noises and attenuations in Spread Frequency Shift Keying (S-FSK) communication scheme. Through numerical simulations, the improvements of the proposed Viterbi decoder are shown in terms of BER performance. Furthermore, practical realization on low-cost embedded processor is discussed. The whole design of a narrowband S-FSK based PLC modem has been implemented and optimization for real time processing.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Ehancing the implementation of Adaboost Algorithm on a DSP-based Platform
    Zhao, Feng
    Yang, Li
    Zhu, Yongxin
    Liao, Pin
    2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 393 - +
  • [32] DESIGN OF A VITERBI DECODER WITH MICROPROCESSOR-BASED SERIAL IMPLEMENTATION
    GARCIAUGALDE, FJ
    MORELOSZARAGOZA, RH
    LECTURE NOTES IN COMPUTER SCIENCE, 1988, 307 : 58 - 67
  • [33] DSP-based architectures for mobile communications: Past, present and future
    Gatherer, A
    Stetzler, T
    McMahan, M
    Auslander, E
    IEEE COMMUNICATIONS MAGAZINE, 2000, 38 (01) : 84 - 90
  • [34] DSP-based system for real-time video communications
    Natl Univ of Singapore, Singapore, Singapore
    Int J Imaging Syst Technol, 1 (47-53):
  • [35] A DSP-based Implementation of Low Complexity Turbo Equalization
    Dou, Gaoqi
    Gao, Jun
    Liu, Bing
    2008 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL 2, PROCEEDINGS, 2008, : 458 - 461
  • [36] New line-interactive UPS system with DSP-based active power-line conditioning
    Cheung, R
    Cheng, L
    Yu, P
    Sotudeh, R
    PESC 96 RECORD - 27TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS I AND II, 1996, : 981 - 985
  • [37] Low power soft output viterbi decoder scheme for Turbo Code decoding
    Lin, L
    Tsui, CY
    Cheng, RS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1369 - 1372
  • [38] Modified register-exchange Viterbi decoder for low-power wireless communications
    El-Dib, DA
    Elmasry, MI
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) : 371 - 378
  • [39] FPGA design and implementation of a low-power Systolic array-based adaptive viterbi decoder
    Guo, M
    Ahmad, MO
    Swamy, MNS
    Wang, CY
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 350 - 365
  • [40] A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation
    Guo, M
    Ahmad, MO
    Swamy, MNS
    Wang, CY
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 276 - 279