DEFECT ASSESSMENT IN AIN NUCLEATION LAYERS GROWN ON SILICON AND SILICON-ON-INSULATOR SUBSTRATES

被引:0
|
作者
Simoen, E. [1 ,2 ]
Zhang, W. [3 ]
Zhang, J. [3 ]
Claeys, C. [4 ]
Zhao, M. [1 ]
机构
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Univ Ghent, Dept Solid State Sci, Krijgslaan 281 S1, B-9000 Ghent, Belgium
[3] Xidian Univ, Sch Microelect, South Taibai Rd 2, Xian 710071, Shaanxi, Peoples R China
[4] Katholieke Univ Leuven, Electr Eng Dept, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Traps in AlN nucleation layers on bulk silicon and Silicon-on-Insulator (SOI) substrates have been studied by Capacitance-Voltage and low-frequency gate current noise measurements. Both methods indicate a lower trap density for the layers on SOI, suggesting a better quality AlN layer from a viewpoint of electrically active defects.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Characterization of GaN layers grown on silicon-on-insulator substrates
    Tripathy, S.
    Wang, L. S.
    Chua, S. J.
    [J]. APPLIED SURFACE SCIENCE, 2006, 253 (01) : 236 - 240
  • [2] Polycrystalline silicon grown on porous silicon-on-insulator substrates
    Hsu, KYJ
    Lee, CH
    Yeh, CC
    [J]. ADVANCES IN MICROCRYSTALLINE AND NANOCRYSTALLINE SEMICONDUCTORS - 1996, 1997, 452 : 1007 - 1012
  • [3] Mobility Behavior of Ge1-xSnx Layers Grown on Silicon-on-Insulator Substrates
    Nakatsuka, Osamu
    Tsutsui, Norimasa
    Shimura, Yosuke
    Takeuchi, Shotaro
    Sakai, Akira
    Zaima, Shigeaki
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [4] MBE-grown AIN-on-Si with improved crystalline quality by using silicon-on-insulator substrates
    Niu, Lang
    Hao, Zhibiao
    E, Yanxiong
    Hu, Jiannan
    Wang, Lai
    Luo, Yi
    [J]. APPLIED PHYSICS EXPRESS, 2014, 7 (06)
  • [5] PACKING DEFECT NUCLEATION IN SILICON LAYERS GROWN IN A VACUUM
    KUZNETSOV, VP
    TOLOMASOV, VA
    [J]. KRISTALLOGRAFIYA, 1981, 26 (03): : 647 - 649
  • [6] Analysis of microstructures in SiGe buffer layers on silicon-on-insulator substrates
    Taoka, Noriyuki
    Sakai, Akira
    Mochizuki, Shogo
    Nakatsuka, Osamu
    Ogawa, Masaki
    Zaima, Shigeaki
    Tezuka, Tsutomu
    Sugiyama, Naoharu
    Takagi, Shin-Ichi
    [J]. Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 10 (7356-7363):
  • [7] Analysis of microstructures in SiGe buffer layers on silicon-on-insulator substrates
    Taoka, N
    Sakai, A
    Mochizuki, S
    Nakatsuka, O
    Ogawa, M
    Zaima, S
    Tezuka, T
    Sugiyama, N
    Takagi, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (10): : 7356 - 7363
  • [8] Photoluminescence properties of GaN grown on compliant silicon-on-insulator substrates
    Cao, J
    Pavlidis, D
    Eisenbach, A
    Philippe, A
    Bru-Chevallier, C
    Guillot, G
    [J]. APPLIED PHYSICS LETTERS, 1997, 71 (26) : 3880 - 3882
  • [9] Approaches in Wet Chemical Etching for Defect Delineation in Silicon-on-Insulator Substrates
    Maehliss, J.
    Hakim, R.
    Abbadie, A.
    Brunier, F.
    Kolbesen, B. O.
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2011, 158 (02) : D107 - D113
  • [10] Silicon-on-insulator substrates: Status and prognosis
    Hovel, HJ
    [J]. 1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 1 - 3