Stress, Test, and Simulation of Analog IOs on Automotive ICs

被引:0
|
作者
He, Chen [1 ]
Traynor, Stephen [1 ]
Bhagavatheeswaran, Gayathri [2 ]
Sanchez, Hector [2 ]
机构
[1] NXP Semicond, Automot Proc, Austin, TX 78735 USA
[2] NXP Semicond, MCU MPU Design, Austin, TX USA
关键词
high voltage stress test; automotive; analog; IO;
D O I
10.1109/ITC44778.2020.9325224
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Automotive ICs (Integrated Circuits) demand extremely high reliability and quality requirements. On the advanced technology nodes to enable autonomous driving with exploding amount of input/output (IO) data, more and more analog IO pads have been implemented on the automotive ICs, which pose a unique challenge on how to effectively and safely stress them to meet automotive Zero Defect (ZD) requirement. In this paper, we present a stress, test and simulation methodology on analog multi-voltage IOs in which the stress conditions are determined by circuit level reliability simulation while silicon stress results are used to correlate to the simulation models. Silicon results on 16nm FinFET automotive microprocessor are discussed to demonstrate the effectiveness of our methodology.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Introduction to EMC simulations of Analog ICs
    Baros, Pavel
    Horsky, Pavel
    Kamenicky, Petr
    2008 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2008, : 593 - 598
  • [42] Microprocessors, DSP, digital & analog ICs
    Computer Design, 1998, 37 (09):
  • [43] Analog ICs end FPGA envy
    Schweber, B
    EDN, 1997, 42 (13) : 11 - 11
  • [44] Memristor Applications for Programmable Analog ICs
    Shin, Sangho
    Kim, Kyungmin
    Kang, Sung-Mo
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 266 - 274
  • [45] LOW POWER OPERATION OF ANALOG ICS
    Roy, Maitreyi
    Chatterjee, Abir
    JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2011, 6 (01): : 728 - 736
  • [46] Stress field numerical simulation of automotive drum brake
    Yang Z.-J.
    Fan J.-C.
    Ding S.-W.
    Wang J.-X.
    Liu C.-L.
    Shi Z.-C.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2010, 39 (04): : 623 - 628
  • [47] Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs
    Xing, Yizi
    Fang, Liquan
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 185 - 191
  • [48] SIMULATING ANALOG ICS GETS PRACTICAL
    GALLAGHER, RT
    ELECTRONICS-US, 1986, 59 (17): : 25 - 25
  • [49] Parallel sizing of robust analog ICs
    Bürmen, A
    Puhan, J
    Tuma, T
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (02): : 88 - 94
  • [50] HIGH-SPEED ANALOG ICS
    ADDIS, J
    FRASER, D
    HORNBUCKLE, D
    KITAGAWA, N
    MORISHITA, M
    PODELL, A
    VANTUYL, R
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 250 - 251