Stress, Test, and Simulation of Analog IOs on Automotive ICs

被引：0
|
作者：
He, Chen [1 ]
Traynor, Stephen [1 ]
Bhagavatheeswaran, Gayathri [2 ]
Sanchez, Hector [2 ]
机构：
[1] NXP Semicond, Automot Proc, Austin, TX 78735 USA
[2] NXP Semicond, MCU MPU Design, Austin, TX USA
来源：
2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC) | 2020年
关键词：
high voltage stress test; automotive; analog; IO;
D O I：
10.1109/ITC44778.2020.9325224
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Automotive ICs (Integrated Circuits) demand extremely high reliability and quality requirements. On the advanced technology nodes to enable autonomous driving with exploding amount of input/output (IO) data, more and more analog IO pads have been implemented on the automotive ICs, which pose a unique challenge on how to effectively and safely stress them to meet automotive Zero Defect (ZD) requirement. In this paper, we present a stress, test and simulation methodology on analog multi-voltage IOs in which the stress conditions are determined by circuit level reliability simulation while silicon stress results are used to correlate to the simulation models. Silicon results on 16nm FinFET automotive microprocessor are discussed to demonstrate the effectiveness of our methodology.
引用
收藏
页数：10
相关论文
共 50 条
  • [1] Bum-in stress test of analog CMOS ICs
    Wey, CL
    Liu, MY
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 360 - 365
  • [2] Analog ICs for Automotive under EMI Attack
    Richelli, Anna
    Colalongo, Luigi
    Kovacs-Vajna, Zs M.
    2019 AEIT INTERNATIONAL ANNUAL CONFERENCE (AEIT), 111TH EDITION, 2019,
  • [3] Assessing SiCr resistor drift for automotive analog ICs
    Stewart, K. A.
    Kimura, K.
    Ring, M.
    Noldus, K.
    Hulse, P.
    Jerome, R. C.
    Hasegawa, A.
    Gambino, J. P.
    Price, D. T.
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [4] LBIST for Automotive ICs With Enhanced Test Generation
    Kaczmarek, Bartosz
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Pogiel, Artur
    Rajski, Janusz
    Rybak, Lukasz
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2290 - 2300
  • [5] Efficient Reliability Simulation of Analog ICs Including Variability and Time-varying Stress
    Maricau, Elie
    Gielen, Georges
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1238 - 1241
  • [6] A novel simulation technique for testing analog ICs
    Dhifi, M
    MICROELECTRONICS RELIABILITY, 2002, 42 (08) : 1243 - 1248
  • [7] CASE: A Reliability Simulation Tool for Analog ICs
    Martin-Lloret, P.
    Toro-Frias, A.
    Castro-Lopez, R.
    Roca, E.
    Fernandez, F. V.
    Martin-Martinez, J.
    Rodriguez, R.
    Nafria, M.
    2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [8] THERMAL SENSOR AND TEST TECHNOLOGY IMPROVING FOR AUTOMOTIVE ICS
    Zang, Yang
    Xiao, Xia
    Zhu, Rui
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [9] Reliability simulation for analog ICs: Goals, solutions, and challenges
    Toro-Frias, A.
    Martin-Lloret, P.
    Martin-Martinez, J.
    Castro-Lopez, R.
    Roca, E.
    Rodriguez, R.
    Nafria, M.
    Fernandez, F. V.
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 341 - 348
  • [10] Test Time and Area Optimized BIST Scheme for Automotive ICs
    Mukherjee, Nilanjan
    Tille, Daniel
    Sapati, Mahendar
    Liu, Yingdi
    Mayer, Jeffrey
    Milewski, Sylwester
    Moghaddam, Elham
    Rajski, Janusz
    Solecki, Jydrzej
    Tyszer, Jerzy
    2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
12345