共 50 条
- [41] Simulated annealing based parallel state assignment of finite state machines TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 69 - 75
- [42] A semi-gray encoding algorithm for low-power state assignment PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 389 - 392
- [43] Asynchronous Correction for Cascade Composition of Finite State Machines PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, : 2401 - 2406
- [44] Synthesis of finite state machines for low static and dynamic power 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 437 - +
- [45] Solving the ANTS Problem with Asynchronous Finite State Machines AUTOMATA, LANGUAGES, AND PROGRAMMING (ICALP 2014), PT II, 2014, 8573 : 471 - 482
- [46] Minimization Method of Finite State Machines for Low Power Design 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 259 - 262
- [47] Synthesis Method of Finite State Machines Based on State Minimization for Low Power Design COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT (CISIM 2017), 2017, 10244 : 526 - 535
- [48] A tool for low-power synthesis of FSMs with mixed synchronous/asynchronous state memory 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 199 - 202
- [49] Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering, 1996, 20 (06): : 641 - 650
- [50] Design of Low-Power Two-Hot Finite State Machines Operating on Double-Edge Clock PROCEEDINGS OF THE 2016 IEEE ANDESCON, 2016,