NOISE IMPACT OF SINGLE-EVENT UPSETS ON AN FPGA-BASED DIGITAL FILTER

被引:2
|
作者
Pratt, Brian H. [1 ]
Wirthlin, Michael J. [1 ]
Caffrey, Michael [2 ]
Graham, Paul [2 ]
Morgan, Keith [2 ]
机构
[1] Brigham Young Univ, NSF Ctr High Performance Reconfigurable Comp, Dept Elec & Comp Engn, Provo, UT 84604 USA
[2] Los Alamos Natl Lab, ISR Space Data Systems 3, Los Alamos, NM 87545 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/FPL.2009.5272554
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Field-programmable gate arrays are well-suited to DSP and digital communications applications. SRAM-based FPGAs, however, are susceptible to radiation-induced single-event upsets (SEUs) when deployed in space environments. These effects are often handled with the area and power-intensive TMR mitigation technique. This paper evaluates the effects of SEUs in the FPGA configuration memory as noise in a digital filter, showing that many SEUs in a digital communications system cause effects that could be considered noise rather than circuit failure. Since DSP and digital communications applications are designed to withstand certain types of noise, SEU mitigation techniques that are less costly than TMR may be applicable. This could result in large savings in area and power when implementing a reliable system. Our experiments show that, of the SEUs that affected the digital filter with a 20 dB SNR input signal, less than 14% caused an SNR loss of more than 1 dB at the output.
引用
收藏
页码:38 / +
页数:2
相关论文
共 50 条
  • [1] SINGLE-EVENT UPSETS IN SPACECRAFT DIGITAL-SYSTEMS
    LEWKOWICZ, PE
    RICHTER, LJ
    [J]. ISA TRANSACTIONS, 1985, 24 (04) : 45 - 48
  • [2] A design flow for protecting FPGA-based systems against single event upsets
    Sterpone, L
    Violante, M
    [J]. DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 436 - 444
  • [3] Increasing Reliability of FPGA-Based Adaptive Equalizers in the Presence of Single Event Upsets
    Liu, Shih-Fu
    Sorrenti, Gabriele
    Reviriego, Pedro
    Casini, Fabio
    Antonio Maestro, Juan
    Alderighi, Monica
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 1072 - 1077
  • [4] Single-Event Upsets in Microelectronics
    Henry H. K. Tang
    Nils Olsson
    [J]. MRS Bulletin, 2003, 28 : 107 - 110
  • [5] A TEST TECHNIQUE FOR SINGLE-EVENT UPSETS IN DIGITAL INTEGRATED-CIRCUITS
    ASTVATSATURYAN, ER
    BELYANOV, AA
    ELISEEV, KG
    KALASHNIKOV, OA
    KURNAEV, SA
    CHUMAKOV, AI
    [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1993, 36 (01) : 85 - 88
  • [6] Analysis of Single-Event Upsets in a Microsemi ProAsic3E FPGA
    Villa, Paulo R. C.
    Goerl, Roger C.
    Vargas, Fabian
    Poehls, Leticia B.
    Medina, Nilberto H.
    Added, Nemitala
    de Aguiar, Vitor A. P.
    Macchione, Eduardo L. A.
    Aguirre, Fernando
    da Silveira, Marcilei A. G.
    Bezerra, Eduardo A.
    [J]. 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [7] Mitigating the Effect of Multiple Event Upsets in FPGA-Based Automotive Applications
    Shaker, Manar N.
    Hussien, Ahmed
    Alkady, Gehad I.
    Amer, Hassanein H.
    Adly, Ihab
    [J]. 2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 102 - 105
  • [8] Impact of single-event upsets in deep-submicron silicon technology
    Baumann, R
    [J]. MRS BULLETIN, 2003, 28 (02) : 117 - 120
  • [9] Estimating the Effect of Single-event Upsets on Microprocessors
    Constantinescu, Cristian
    Krishnamoorthy, Srini
    Nguyen, Tuyen
    [J]. PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 185 - 190
  • [10] Impact of Single-Event Upsets in Deep-Submicron Silicon Technology
    Robert Baumann
    [J]. MRS Bulletin, 2003, 28 : 117 - 120