A One Zener Diode, One Memristor Crossbar Architecture for a Write-Time-Based PUF

被引:0
|
作者
Potteiger, Timothy [1 ]
Robinson, William H. [1 ]
机构
[1] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Secur & Fault Tolerance SAF T Res Grp, 221 Kirkland Hall, Nashville, TN 37235 USA
来源
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2015年
关键词
PHYSICAL UNCLONABLE FUNCTIONS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the rise of emerging technologies, nanoelectronics are seen as potential solutions for various security primitives. Memristors are of interest, as they are believed to offer benefits for use as a Physical Unclonable Function (PUF), since their non-linear behavior is inefficient to model in large quantities. A write-time-based PUF has been suggested in the form of a memristor array to avoid the sneak path problem. To amend this approach, a one Zener diode, one memristor crossbar architecture may be used. Such an architecture can virtually eliminate sneak paths in crossbars up to a size that is limited by the saturation current of the Zener diode. This approach allows uniformity and uniqueness among the crossbar, similar to a SRAM-based PUF, where the uniformity in the response is derived from the uniformity of the memory cells. Ultimately, this approach is meant as a beneficial contribution to the novel and relatively new technique of creating a random bit distribution among an array of memristors, as it allows the same technique to be used on a crossbar to offer an improvement in terms of bits per area.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] ONE-ON-ONE ARCHITECTURE REPLACES CONVENTIONAL TIME-SHARING APPROACH
    LERRO, JP
    DESIGN NEWS, 1983, 39 (17) : 209 - 212
  • [42] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Kumar, Pratik
    Zhu, Kaichen
    Gao, Xu
    Wang, Sui-Dong
    Lanza, Mario
    Thakur, Chetan Singh
    NPJ 2D MATERIALS AND APPLICATIONS, 2022, 6 (01)
  • [43] Ferroelectric tunnel memristor-based neuromorphic network with 1T1R crossbar architecture
    Wang, Zhaohao
    Zhao, Weisheng
    Kang, Wang
    Zhang, Youguang
    Klein, Jacques-Olivier
    Chappert, Claude
    PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 29 - 34
  • [44] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Pratik Kumar
    Kaichen Zhu
    Xu Gao
    Sui-Dong Wang
    Mario Lanza
    Chetan Singh Thakur
    npj 2D Materials and Applications, 6
  • [45] Van der Waals Engineering of One-Transistor-One-Ferroelectric-Memristor Architecture for an Energy-Efficient Neuromorphic Array
    Ma, Yinchang
    Chen, Maolin
    Aguirre, Fernando
    Yan, Yuan
    Pazos, Sebastian
    Liu, Chen
    Wang, Heng
    Yang, Tao
    Wang, Baoyu
    Gong, Cheng
    Liu, Kai
    Liu, Jefferson Zhe
    Lanza, Mario
    Xue, Fei
    Zhang, Xixiang
    NANO LETTERS, 2025, 25 (06) : 2528 - 2537
  • [46] Solving the integration problem of one transistor one memristor architecture with a Bi-layer IGZO film through synchronous process
    Chang, Che-Chia
    Liu, Po-Tsun
    Chien, Chen-Yu
    Fan, Yang-Shun
    APPLIED PHYSICS LETTERS, 2018, 112 (17)
  • [47] In-Memory Digital Comparator Based on a Single Multivalued One-Transistor-One-Resistor Memristor
    Cheng, Long
    Zheng, Hao-Xuan
    Li, Yi
    Chang, Ting-Chang
    Sze, Simon M.
    Miao, Xiangshui
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 1293 - 1296
  • [48] Integrated One Diode-One Resistor Architecture in Nanopillar SiOx Resistive Switching Memory by Nanosphere Lithography
    Ji, Li
    Chang, Yao-Feng
    Fowler, Burt
    Chen, Ying-Chen
    Tsai, Tsung-Ming
    Chang, Kuan-Chang
    Chen, Min-Chen
    Chang, Ting-Chang
    Sze, Simon M.
    Yu, Edward T.
    Lee, Jack C.
    NANO LETTERS, 2014, 14 (02) : 813 - 818
  • [49] Resistive Switching of SiOX with One Diode-One Resistor Nanopillar Architecture Fabricated via Nanosphere Lithography
    Ji, Li
    Chang, Yao-Feng
    Fowler, Burt
    Chen, Ying-Chen
    Tsai, Tsung-Ming
    Chang, Kuan-Chang
    Chen, Min-Chen
    Chang, Ting-Chang
    Sze, Simon M.
    Yu, Edward T.
    Lee, Jack C.
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 243 - +
  • [50] Design, Test, and Repair of MLUT (Memristor Look-Up Table) Based Asynchronous Nanowire Reconfigurable Crossbar Architecture
    Hongal, Veeresh
    Kotikalapudi, Raghavendra
    Choi, Minsu
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2014, 4 (04) : 427 - 437