A new method of accelerated graph display in primary flight display based on FPGA

被引:0
|
作者
Kong Quancun [1 ]
Li Chenggui [1 ]
Zhang Fengqing [1 ]
机构
[1] Beijing Univ Aeronaut & Astronaut, Sch Instrumentat Sci & Optoelect Engn, Beijing 100083, Peoples R China
关键词
pFD; graph layering; graph synthesis; FPGA;
D O I
10.1117/12.717164
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
With the development of avionic technology, there is the increasing amount of information to be displayed on Primary Flight Display (PFD) of the cockpit. Beside the higher requirement of accuracy, reliability and the real-time property of information should be met in some emergency situations. Therefore, it is rather important to make further improvement on speeding up graph generation and display. This paper, based on hardware acceleration, describes a designated method to satisfy the higher requirement of PFD for graph display. The new method is characterized with graphic layering double frame buffer alternation and graphic synthesis, which to a great extent, reduces the job of a processor and speeds up the graphic generation and display, hence solving the speed bottleneck in PFD graphic display.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Development of helmet-mounted display symbology for use as a primary flight reference
    Jenkins, JC
    HELMET- AND HEAD-MOUNTED DISPLAYS VIII: TECHNOLOGIES AND APPLICATIONS, 2003, 5079 : 333 - 345
  • [42] New integrated back-up flight data display in Gripen
    Santesson, R
    Kral, R
    COCKPIT DISPLAYS VII: DISPLAYS FOR DEFENSE APPLICATIONS, 2000, 4022 : 292 - 303
  • [43] A comparison of new pursuit displays and a conventional compensatory flight director display
    Nibbelke, RJ
    vandenBosch, JJ
    Verspay, JJLH
    Kolstein, G
    CONTEMPORARY ERGONOMICS 1996, 1996, : 354 - 359
  • [44] An FPGA based Frame Rate Enhancer for LCD Display in Embedded Systems
    Xu, Kangping
    Huang, Jiye
    Liang, Huijiang
    He, Zhiwei
    Gao, Mingyu
    ADVANCED DESIGNS AND RESEARCHES FOR MANUFACTURING, PTS 1-3, 2013, 605-607 : 2095 - +
  • [45] Design and Implementation of a Versatile Display System based on FPGA for Embedded Systems
    Grairi, Oualid
    Chemali, Hamimi
    2015 JIEEEC 9TH JORDANIAN INTERNATIONAL ELECTRICAL AND ELECTRONICS ENGINEERING CONFERENCE (JIEEEC), 2015,
  • [46] FPGA based stereo vision system to display disparity map in realtime
    Takaya, K., 2012, IEEE Computer Society
  • [47] FPGA-Based Image Processing for Seamless Tiled Display System
    Wang, Mingyu
    Han, Yan
    Wang, Rui
    Liu, Xiaopeng
    Qian, Yuji
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON SOFT COMPUTING TECHNIQUES AND ENGINEERING APPLICATION, ICSCTEA 2013, 2014, 250 : 451 - 456
  • [48] Implementation of bilinear CFA interpolation and VGA display controller based on FPGA
    Zhang Wenai
    Zhang Bo
    Cheng Yongqiang
    Proceedings of the First International Symposium on Test Automation & Instrumentation, Vols 1 - 3, 2006, : 1284 - 1287
  • [49] THE SQRI METHOD - A NEW METHOD FOR THE EVALUATION OF VISIBLE RESOLUTION ON A DISPLAY
    BARTEN, PGJ
    PROCEEDINGS OF THE SID, 1987, 28 (03): : 253 - 262
  • [50] A New Evaluation Method of Color Reproductive Performance and Evaluation of Multi-Primary Color Display
    Teragawa, Masatsugu
    Kanda, Takashi
    Fujine, Toshiyuki
    Sugino, Michiyuki
    Miyanaga, Yoshikazu
    IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, : 1341 - 1344