Highly Optimized Montgomery Multiplier for SIKE Primes on FPGA

被引:17
|
作者
Elkhatib, Rami [1 ]
Azarderakhsh, Reza [1 ]
Mozaffari-Kermani, Mehran [2 ]
机构
[1] Florida Atlantic Univ, CEECS Dept, Boca Raton, FL 33431 USA
[2] Univ S Florida, Dept CSE, Tampa, FL 33620 USA
关键词
hardware architectures; isogeny-based cryptography; Montgomery multiplication; post-quantum cryptography; SIKE; HELLMAN KEY EXCHANGE; CRYPTOGRAPHIC PROCESSOR;
D O I
10.1109/ARITH48897.2020.00018
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
New primes were proposed for Supersingular Isogeny Key Encapsulation (SIKE) in NIST standardization process of Round 2 after further cryptanalysis research showed that the security levels of the initial primes chosen were over-estimated [1], [2]. In this paper, we develop a highly optimized F-p Montgomery multiplication algorithm and architecture that further utilizes the special form of SIKE prime compared to previous implementations available in the literature. We then implement SIKE for all Round 2 NIST security levels (SIKEp434 for NIST security level 1, SIKEp503 for NIST security level 2, SIKEp610 for NIST security level 3, and SIKEp751 for NIST security level 5) on Xilinx Virtex 7 using the proposed multiplier. Our best implementation (NIST security level 1) runs 29% faster and occupies 30% less hardware resources in comparison to the leading counterpart available in the literature [3] and implementations for other security levels achieved similar improvement.
引用
收藏
页码:64 / 71
页数:8
相关论文
共 50 条
  • [1] FPGA-Based Optimized Design of Montgomery Modular Multiplier
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 2137 - 2141
  • [2] High-performance Systolic Array Montgomery Multiplier for SIKE
    Ni, Ziying
    Kundi, Dur-E-Shahwar
    O'Neill, Maire
    Liu, Weiqiang
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [3] FPGA montgomery multiplier architectures - A comparison
    McIvor, C
    McLoone, M
    McCanny, JV
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 279 - 282
  • [4] Efficient implementation of Montgomery modular multiplier on FPGA
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
  • [5] High Radix Montgomery Modular Multiplier on Modern FPGA
    Wang, Pingjian
    Liu, Zongbin
    Wang, Lei
    Gao, Neng
    [J]. 2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 1484 - 1489
  • [6] An Optimized Scalable and Unified Hardware Structure of Montgomery Multiplier
    Yang Xiao-hui
    Qin Fan
    Zhang Jun
    Dai Zi-bin
    Zhang Yong-fu
    [J]. 2009 INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY, VOLS 1 AND 2, 2009, : 218 - 222
  • [7] Efficient RSA Crypto Processor Using Montgomery Multiplier in FPGA
    Gnanasekaran, Lavanya
    Eddin, Anas Salah
    El Naga, Halima
    El-Hadedy, Mohamed
    [J]. PROCEEDINGS OF THE FUTURE TECHNOLOGIES CONFERENCE (FTC) 2019, VOL 2, 2020, 1070 : 379 - 389
  • [8] FPGA Implementation of An Efficient Montgomery Multiplier For Adaptive Filtering Application
    Mulla, Nahed
    Kasetwar, Abhay
    [J]. 2014 INTERNATIONAL CONFERENCE ON POWER, AUTOMATION AND COMMUNICATION (INPAC), 2014, : 66 - 70
  • [9] An FPGA implementation of a Montgomery multiplier over GF(2M)
    Mentens, N
    Örs, SB
    Preneel, B
    Vandewalle, J
    [J]. COMPUTING AND INFORMATICS, 2004, 23 (5-6) : 487 - 499
  • [10] High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier
    Tian, Jing
    Wu, Bo
    Wang, Zhongfeng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (09) : 3719 - 3731