Design Considerations and FPGA Implementation of a Wideband All-Digital Transmit Beamformer with 50% Fractional Bandwidth

被引:0
|
作者
Pulipati, Sravan [1 ,2 ]
Ma, Rui [1 ]
机构
[1] Mitsubishi Elect Res Labs, Cambridge, MA 02139 USA
[2] Florida Int Univ, Miami, FL 33199 USA
关键词
all digital transmitters; digital wideband beamformers; massive phased arrays;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we report design and implementation of an all-digital transmit phased array. The key design considerations have been reviewed including applications of multi-core DSM and wideband beamformer based on space-time theory. The built prototype of 8-element array using a commerical FPGA board demonstrated the feasibility of designing real-time widehand digital beamformer. The measured beam pattern for RF frequency of 2.5 GHz with 1.25 GHz bandwidth agreed well with simulation. To the authors' knowledge, this fractional bandwidth of 50% is the widest one reported so far. This advances the state-of-the art in terms of fractional bandwidth by more than 40 times, which shows that all-digital transmitter is a very promising technology for next generation directional communications such as 5G and beyond.
引用
下载
收藏
页码:1073 / 1076
页数:4
相关论文
共 50 条
  • [21] Design and analysis of adaptive-bandwidth all-digital phase-locked loop
    Chau, Yawgeng A.
    Chen, Chen-Feng
    Tsai, Kwn-Dai
    2007 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2007, : 5 - 8
  • [22] FPGA Implementation of All-Digital Adaptive Delta Sigma Modulator with Enhanced SQNR and Dynamic Range
    Sarkar, Sayandwip
    Choubey, Arvind
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2015,
  • [23] A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques
    Temporiti, Enrico
    Weltin-Wu, Colin
    Baldi, Daniele
    Tonietto, Riccardo
    Svelto, Francesco
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 824 - 834
  • [24] Design and FPGA implementation of lattice wave fractional order digital differentiator
    Sharma, Abhay
    Rawat, Tarun Kumar
    MICROELECTRONICS JOURNAL, 2019, 88 : 67 - 78
  • [25] Design and Implementation of All-Digital CPFSK Demodulator Based on Software Defined Radio
    Zhang Chaozhu
    Li Ke
    2013 THIRD INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2013, : 817 - 820
  • [26] Design and Implementation of Wideband All Digital Array Radar Test-Bed
    Zhang, Yue
    Bao, Qinglong
    Wu, Juhong
    Li, Songlin
    2014 44TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2014, : 1920 - 1923
  • [27] Design and Implementation of Wideband All Digital Array Radar Test-Bed
    Zhang, Yue
    Bao, Qinglong
    Wu, Juhong
    Li, Songlin
    2014 11TH EUROPEAN RADAR CONFERENCE (EURAD), 2014, : 617 - 620
  • [28] FPGA Implementation of Delta Sigma Modulation Based All-Digital RF Transmitter for Parallel Magnetic Resonance Imaging
    Sagcan, Filiz Ece
    Bayram, Aylin
    Sen, Bulent
    2015 45TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2015, : 494 - 497
  • [29] An all-digital cantilever controller for MRFM and scanned probe microscopy using a combined DSP/FPGA design
    de Roover, Dick
    Porter, La Moyne, II
    Emami-Naeini, Abbas
    Marohn, John A.
    Kuehn, Seppe
    Garner, Sean
    Smith, Doran D.
    AMERICAN LABORATORY, 2008, 40 (08) : 12 - +
  • [30] Design and implementation of an all-digital real-time underwater acoustic transceiver using digital signal processors
    Lu, Fu-Sheng
    Tseng, Ching-Hsiang
    Wu, Bin-Chong
    JOURNAL OF MARINE SCIENCE AND TECHNOLOGY-TAIWAN, 2008, 16 (01): : 34 - 43