A 1-V programmable DSP for wireless communications

被引:0
|
作者
Lee, W
Landman, PE
Barton, B
Abiko, S
Takahashi, H
Mizuno, H
Muramatsu, S
Tashiro, K
Fusumada, M
Pham, L
Boutaud, F
Ego, E
Gallo, G
Tran, H
Lemonds, C
Shih, A
Nandakumar, M
Eklund, RH
Chen, IC
机构
[1] TEXAS INSTRUMENTS JAPAN LTD,TOKYO 108,JAPAN
[2] TEXAS INSTRUMENTS INC,STAFFORD,TX 77477
[3] TEXAS INSTRUMENTS FRANCE,F-06271 VILLENEUVE LOUBET,FRANCE
[4] TEXAS INSTRUMENTS ITALIA,I-67051 AVEZZANO,ITALY
关键词
CMOS digital integrated circuits; computer architecture; flip-flops; integrated circuit design; low-power circuits; low-power CMOS; phase-locked loops; semiconductor memories; Viterbi decoding; wireless communications;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In an effort to extend battery life, the manufacturers of portable consumer electronics are continually driving down the supply voltages of their systems, For example, next-generation cellular phones are expected to utilize a 1-V power supply for their digital components, To address this market, an energy-efficient, programmable digital signal processing (DSP) chip that operates from a 1-V supply has been designed, fabricated, and tested, The DSP features an instruction set and micro architecture that are specifically targeted at wireless communication applications and that have been carefully optimized to minimize power consumption without sacrificing performance. The design utilizes a 0.35-mu m dual-V-t technology with 0.25-mu m minimum gate lengths that enables good performance at 1 V, Specifically, the chip dissipates 17 mW at 1 V, achieving 63-MHz operation with a power-performance metric of 0.21 mW/MHz.
引用
收藏
页码:1766 / 1776
页数:11
相关论文
共 50 条
  • [31] Programmable structured surfaces can change the future of wireless communications
    Lei Xu
    Mohsen Rahmani
    Light: Science & Applications, 11
  • [32] Wireless Communications with Programmable Metasurface: Transceiver Design and Experimental Results
    Tang, Wankai
    Li, Xiang
    Dai, Jun Yan
    Jin, Shi
    Zeng, Yong
    Cheng, Qiang
    Cui, Tie Jun
    CHINA COMMUNICATIONS, 2019, 16 (05) : 46 - 61
  • [33] Programmable DSP architectures. - Part 1
    Lee, Edward A.
    IEEE ASSP magazine, 1988, 5 (04): : 4 - 19
  • [34] A 1-V CMOS output stage with high linearity
    Aloisi, W
    Giustolisi, G
    Palumbo, G
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 225 - 228
  • [35] A 1-V 1-Mb SRAM for portable equipment
    Morimura, H
    Shibata, N
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 61 - 66
  • [36] 1-V continuous-time equalizers for multi-gigabit short-haul optical fiber communications
    Gimeno, C.
    Aldea, C.
    Aznar, F.
    Sanchez-Azqueta, C.
    Celma, S.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (02) : 146 - 164
  • [37] ALGEBRAIC CONSTRUCTION OF RATE 1-V CONVOLUTIONAL CODES
    JUSTESEN, J
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1975, 21 (05) : 577 - 580
  • [38] NEUTRON DIFFUSION IN WATER CONTAINING 1-V AND NON-1-V ABSORBERS
    BANSAL, RM
    TEWARI, SP
    KOTHARI, LS
    NUCLEAR SCIENCE AND ENGINEERING, 1979, 69 (03) : 367 - 374
  • [39] 1-V power supply CMOS cascode amplifier
    Lehmann, T
    Cassia, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) : 1082 - 1086
  • [40] Design of a 1-V 90-nm CMOS adaptive LNA for multi-standard wireless receivers
    Becerra-Alvarez, E. C.
    Sandoval-Ibarra, F.
    de la Rosa, J. M.
    REVISTA MEXICANA DE FISICA, 2008, 54 (04) : 322 - 328