PIM-DH: Re RAM-based Processing-in-Memory Architecture for Deep Hashing Acceleration

被引:2
|
作者
Liu, Fangxin [1 ,2 ]
Zhao, Wenbo [1 ]
Chen, Yongbiao [1 ]
Wang, Zongwu [1 ]
He, Zhezhi [1 ]
Yang, Rui [1 ]
Tang, Qidong [1 ]
Yang, Tao [1 ]
Zhuo, Cheng [3 ]
Jiang, Li [1 ,2 ,4 ]
机构
[1] Shanghai Jiao Tong Univ, Shanghai, Peoples R China
[2] Shanghai Qi Zhi Inst, Shanghai, Peoples R China
[3] Zhejiang Univ, Hangzhou, Peoples R China
[4] Shanghai Jiao Tong Univ, AI Inst, MoE Key Lab Artificial Intelligence, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
10.1145/3489517.3530575
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Deep hashing has gained growing momentum in large-scale image retrieval. However, deep hashing is computation- and memory-intensive, which demands hardware acceleration. The unique process of hash sequence computation in deep hashing is non-trivial to accelerate due to the lack of an efficient compute primitive for Hamming distance calculation and ranking. This paper proposes the first PIM-based scheme for deep hashing accelerator, namely PIM-DH. PIM-DH is supported by an algorithm and architecture co-design. The proposed algorithm seeks to compress the hash sequence to increase the retrieval efficiency by exploiting the hash code sparsity without accuracy loss. Further, we design a lightweight circuit to assist CAM to optimize hash computation efficiency. This design leads to an elegant extension of current PIM-based architectures for adapting to various hashing algorithms and arbitrary size of hash sequence induced by pruning. Compared to the state-of-the-art software framework running on Intel Xeon CPU and NVIDIA RTX2080 GPU, PIM-DH achieves an average 4.75E+03 speedup with 4.64E+05 energy reduction over CPU, 2.30E+02 speedup with 3.38E+04 energy reduction over GPU. Compared with PIM architecture CASCADE, PIM-DH can improve
引用
收藏
页码:1087 / 1092
页数:6
相关论文
共 50 条
  • [1] Processing-in-memory (PIM)-based Manycore Architecture for Training Graph Neural Networks
    Pande, Partha P.
    [J]. 2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [2] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    [J]. 2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [3] A Ferroelectric FET-Based Processing-in-Memory Architecture for DNN Acceleration
    Long, Yun
    Kim, Daehyun
    Lee, Edward
    Saha, Priyabrata
    Mudassar, Burhan Ahmad
    She, Xueyuan
    Khan, Asif Islam
    Mukhopadhyay, Saibal
    [J]. IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2019, 5 (02): : 113 - 122
  • [4] AR-PIM: An Adaptive-Range Processing-in-Memory Architecture
    Chou, Teyuh
    Garcia-Redondo, Fernando
    Whatmough, Paul
    Zhang, Zhengya
    [J]. 2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [5] ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration
    Long, Yun
    Na, Taesik
    Mukhopadhyay, Saibal
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2781 - 2794
  • [6] Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration
    Bavikadi, Sathwika
    Sutradhar, Purab Ranjan
    Ganguly, Amlan
    Dinakarrao, Sai Manoj Pudukotai
    [J]. 2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 445 - 452
  • [7] PIM-Align: A Processing-in-Memory Architecture for FM-Index Search Algorithm
    Li, Xue-Qi
    Tan, Guang-Ming
    Sun, Ning-Hui
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2021, 36 (01) : 56 - 70
  • [8] A prototype Processing-in-Memory (PIM) chip for the Data-Intensive Architecture (DIVA) system
    Draper, J
    Barrett, J
    Sondeen, J
    Mediratta, S
    Kang, C
    Kim, I
    Daglikoca, G
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 73 - 84
  • [9] A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System
    Jaffrey Draper
    J. Tim Barrett
    Jeff Sondeen
    Sumit Mediratta
    Chang Woo Kang
    Ihn Kim
    Gokhan Daglikoca
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 73 - 84
  • [10] PIM-Align: A Processing-in-Memory Architecture for FM-Index Search Algorithm
    Xue-Qi Li
    Guang-Ming Tan
    Ning-Hui Sun
    [J]. Journal of Computer Science and Technology, 2021, 36 : 56 - 70