Resist residues and transistor gate fabrication

被引:24
|
作者
Macintyre, D. S. [1 ]
Ignatova, O. [1 ]
Thoms, S. [1 ]
Thayne, I. G. [1 ]
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, James Watt Nanofabricat Ctr, Glasgow G12 8LT, Lanark, Scotland
来源
基金
英国工程与自然科学研究理事会;
关键词
electrical contacts; etching; high electron mobility transistors; III-V semiconductors; MOSFET; resists; semiconductor device reliability; ELECTRON-BEAM RESIST; ROUGHNESS; POLY(METHYLMETHACRYLATE); FEATURES; PMMA;
D O I
10.1116/1.3243176
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, the authors investigate the formation and removal of resist residues with the main objective to improve the reliability of transistor gate fabrication. Device performance is strongly dependent on the quality of metal contacts and the interface between gate metal and substrates. Reliable transistor fabrication becomes increasingly difficult as transistor dimensions shrink. Residual resist layers can become significant if wet or dry etching steps are required for gate recessing, e.g., for high electron mobility transistors or the removal of thin oxide layers in III-V metal oxide semiconductor field effect transistor fabrication. They observe two sorts of residual resist layers in polymethyl methacrylate (PMMA): exposed and nonexposed. Exposed residuals have been observed by many groups in electron beam exposed and developed regions of PMMA. In this article, they show that the observed granularity lies on top of a continuous residual film and consider this effect on gate fabrication. They also present evidence of a nonexposed residual layer observed in regions of unexposed resist which have been subject to a standard solvent based resist strip and cleaning procedure. They further demonstrate that CV measurement techniques can be used to detect the presence of residual layers of resist.
引用
收藏
页码:2597 / 2601
页数:5
相关论文
共 50 条
  • [31] Fabrication of Flexible Double-Gate Organic Thin Film Transistor For Tactile Applications
    Concas, Mattia
    Mascia, Antonello
    Lai, Stefano
    Bonfiglio, Annalisa
    Cosseddu, Piero
    ADVANCED MATERIALS TECHNOLOGIES, 2024, 9 (22):
  • [32] Asymmetrical formation of etching residues and their roles in inner-gate-recessed-channel-array-transistor
    Park, Segeun
    Son, Youngwoong
    Han, Sangyeon
    Kim, Ilgweon
    Roh, Yonghan
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [33] INTRALEVEL HYBRID RESIST PROCESS FOR THE FABRICATION OF METAL OXIDE SEMICONDUCTOR DEVICES WITH SUBMICRON GATE LENGTHS.
    Helbert, J.N.
    Seese, P.A.
    Gonzales, A.J.
    Walker, C.C.
    1600, (22):
  • [34] Fabrication of microchannels in negative resist
    Liu, G
    Tian, Y
    Zhang, X
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2003, 9 (6-7): : 461 - 464
  • [35] Self aligned direct write of a double sided transistor gate on membrane using an evaporated e-beam resist
    Beauvais, Jacques
    Kelkar, Prasad
    Lavallee, Eric
    Drouin, Dominique
    Lau, Kien Mun
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1571 - U1578
  • [36] Fabrication of microchannels in negative resist
    G. Liu
    Y. Tian
    X. Zhang
    Microsystem Technologies, 2003, 9 : 461 - 464
  • [37] Fabrication of nanometer silicon pillars for buried-gate-type surrounding gate transistor by silicon quasi-isotropic etching
    Kitagawa, Takeyuki
    Hidaka, Takeshi
    Ohba, Takuya
    Amikawa, Hiroyuki
    Izumida, Takashi
    Ohtsu, Syuuhei
    Nakamura, Hiroki
    Sakuraba, Hiroshi
    Masuoka, Fujio
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (1 A): : 54 - 56
  • [38] Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic Force Microscopy Nanolithography
    Dehzangi, Arash
    Larki, Farhad
    Hassan, Jumiah
    Hutagalung, Sabar D.
    Saion, Elias B.
    Hamidon, Mohd N.
    Abdullah, A. Makarimi
    Kharazmi, Alireza
    Mohammadi, Sanaz
    Majlis, Burhanoddin Y.
    NANO HYBRIDS AND COMPOSITES, 2013, 3 : 93 - 113
  • [39] Fabrication of nanometer silicon pillars for buried-gate-type surrounding gate transistor by silicon quasi-isotropic etching
    Kitagawa, T
    Hidaka, T
    Ohba, T
    Amikawa, H
    Izumida, T
    Ohtsu, S
    Nakamura, H
    Sakuraba, H
    Masuoka, F
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (1A): : 54 - 56
  • [40] Channel-protecting fabrication of top-gate MoS2transistor arrays
    Gu, Zhenghao
    Liu, Hao
    Wang, Yang
    Zhu, Hao
    Chen, Lin
    Sun, Qingqing
    Zhang, David Wei
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (07)