Conductive-bridging random access memory: challenges and opportunity for 3D architecture

被引:60
|
作者
Jana, Debanjan [1 ]
Roy, Sourav [1 ]
Panja, Rajeswar [1 ]
Dutta, Mrinmoy [1 ]
Rahaman, Sheikh Ziaur [1 ]
Mahapatra, Rajat [1 ,2 ]
Maikap, Siddheswar [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Thin Film Nano Tech Lab, 259 Wen Hwa 1st Rd, Taoyuan 333, Taiwan
[2] Natl Inst Technol, Dept Elect & Commun Engn, Durgapur 713209, India
来源
关键词
CBRAM; Conductive bridge; Resistive switching; Chalcogenide; Solid electrolyte; Bilayer; Three-dimensional (3D); Memory; SOLID-ELECTROLYTE; FILAMENT GROWTH; CBRAM; DISSOLUTION; SWITCHES; BEHAVIOR; BIPOLAR;
D O I
10.1186/s11671-015-0880-9
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The performances of conductive-bridging random access memory (CBRAM) have been reviewed for different switching materials such as chalcogenides, oxides, and bilayers in different structures. The structure consists of an inert electrode and one oxidized electrode of copper (Cu) or silver (Ag). The switching mechanism is the formation/dissolution of a metallic filament in the switching materials under external bias. However, the growth dynamics of the metallic filament in different switching materials are still debated. All CBRAM devices are switching under an operation current of 0.1 mu A to 1 mA, and an operation voltage of +/- 2 V is also needed. The device can reach a low current of 5 pA; however, current compliance-dependent reliability is a challenging issue. Although a chalcogenide-based material has opportunity to have better endurance as compared to an oxide-based material, data retention and integration with the complementary metal-oxide-semiconductor (CMOS) process are also issues. Devices with bilayer switching materials show better resistive switching characteristics as compared to those with a single switching layer, especially a program/erase endurance of >10(5) cycles with a high speed of few nanoseconds. Multi-level cell operation is possible, but the stability of the high resistance state is also an important reliability concern. These devices show a good data retention of >10(5) s at >85 degrees C. However, more study is needed to achieve a 10-year guarantee of data retention for non-volatile memory application. The crossbar memory is benefited for high density with low power operation. Some CBRAM devices as a chip have been reported for proto-typical production. This review shows that operation current should be optimized for few microamperes with a maintaining speed of few nanoseconds, which will have challenges and also opportunities for three-dimensional (3D) architecture.
引用
收藏
页数:23
相关论文
共 50 条
  • [31] Conductive Bridge Random Access Memory (CBRAM): Challenges and Opportunities for Memory and Neuromorphic Computing Applications
    Abbas, Haider
    Li, Jiayi
    Ang, Diing Shenp
    MICROMACHINES, 2022, 13 (05)
  • [32] The Conductive Bridging Random Access Memory (CBRAM): A non-volatile multi-level memory technology
    Liaw, Corvin
    Kund, Michael
    Schmitt-Landsiedel, Doris
    Ruge, Ingolf
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 226 - +
  • [33] Quantum Random Access Memory Architectures Using 3D Superconducting Cavities
    Weiss, D. K.
    Puri, Shruti
    Girvin, S. M.
    PRX QUANTUM, 2024, 5 (02):
  • [34] Conductive Bridging Random Access Memory-Based Switch Matrix for Reconfigurable Interconnection of Chiplet Integration
    Xu, Zong-Rui
    Zhang, Zhi-Yi
    Hou, Zhangchen
    Cao, Aiping
    Hu, Zhigao
    Wu, Lin-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (10) : 1823 - 1826
  • [35] Architecture of 3D Memory Cell Array on 3D IC
    Lee, Sang-Yun
    Park, Junil
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [36] Graphene Plane Electrode for Low Power 3D Resistive Random Access Memory
    Lee, Seunghyun
    Sohn, Joon
    Jiang, Zizhen
    Chen, Hong-Yu
    Wong, H. -S. Philip
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 159 - 164
  • [37] Parallel Random Access Memory in a Shared Memory Architecture
    Tran Due Linh
    de Souza-Daw, Tony
    Thang Manh Hoang
    Nguyen Tien Dzung
    2014 IEEE FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2014, : 364 - 369
  • [38] Access devices for 3D crosspoint memory
    Burr, Geoffrey W.
    Shenoy, Rohit S.
    Virwani, Kumar
    Narayanan, Pritish
    Padilla, Alvaro
    Kurdi, Buelent
    Hwang, Hyunsang
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (04):
  • [39] Systems Architecture for Quantum Random Access Memory
    Xu, Shifan
    Hann, Connor T.
    Foxman, Ben
    Girvin, Steven M.
    Ding, Yongshan
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 526 - 538
  • [40] A Wideband Digital Attenuator Based on Conductive Bridging Random Access Memory Switches for RF System-in-Package
    Xu, Zong-Rui
    Zhang, Zhi-Yi
    Wu, Lin-Sheng
    Mao, Jun-Fa
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (12): : 2321 - 2330