Comments on "A systematic approach for design of digit-serial signal processing architectures"

被引：1

作者：

Saglam, BE ^{[1
]}

Cosgül, G ^{[1
]}

Dündar, G ^{[1
]}

机构：

[1] Bogazici Univ, Dept Elect & Elect Engn, TR-80815 Istanbul, Turkey

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2000年 / 47卷 / 04期

关键词：

D O I：

10.1109/82.839674

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：369 / 370

页数：2

共 50 条

[41] Digit-Serial DA-Based Fixed-Point RNNs: A Unified Approach for Enhancing Architectural Efficiency
Khan, Mohd Tasleem
Alhartomi, Mohammed A.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024,
[42] Efficient Digit-Serial KA-Based Multiplier Over Binary Extension Fields Using Block Recombination Approach
Liu, Chung-Hsin
Lee, Chiou-Yng
Meher, Pramod Kumar
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) : 2044 - 2051
[43] TOWARDS A DESIGN METHODOLOGY FOR SIGNAL-PROCESSING ARCHITECTURES
AHMED, H
COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 229 - 229
[44] Design Strategy for Digit Serial Multiplier based Binary Edwards Curve Scalar Multiplier Architectures
Fournaris, Apostolos P.
Dimopoulos, Charalambos
Koufopavlou, Odysseas
2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 221 - 228
[45] Comments on "Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach"
Reyhani-Masoleh, Arash
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (04) : 1215 - 1216
[46] Special issue on design of algorithms and architectures for signal and image processing
Gorgon, Marek
Cardoso, Joao M. P.
Goehringer, Diana
Indrusiak, Leandro Soares
JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 79 : 16 - 17
[47] Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach
Lee, Chiou-Yng
Meher, Pramod Kumar
Liu, Chung-Hsin
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2413 - 2425
[48] GRAPH REVERSAL AND THE DESIGN OF PARALLEL CONTROL AND SIGNAL-PROCESSING ARCHITECTURES
LI, Y
ROGERS, E
INTERNATIONAL JOURNAL OF CONTROL, 1995, 62 (02) : 271 - 287
[49] Optimal digital, design of signal processing applications using hybrid architectures
Jamal, H
Khan, S
Mahmood, K
ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 19 - 22
[50] A CMOS DESIGN STRATEGY FOR BIT-SERIAL SIGNAL-PROCESSING
MURRAY, AF
DENYER, PB
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) : 746 - 753

← 1 2 3 4 5 →