High performance low power VT-wave-pipeline CMOS circuit in PD/SOI technology

被引：0
|
作者：
Joshi, RV [1 ]
Yee, F [1 ]
Kim, K [1 ]
Williams, RQ [1 ]
Chuang, CT [1 ]
机构：
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：128 / 129
页数：2
相关论文
共 50 条
  • [1] Strained SOI technology for high-performance, low-power CMOS applications
    Takagi, S
    Mizuno, T
    Tezuka, T
    Sugiyama, N
    Numata, T
    Usuda, K
    Moriyama, Y
    Nakaharai, S
    Koga, J
    Tanabe, A
    Maeda, T
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 376 - +
  • [2] Ultralow-power CMOS/SOI circuit technology
    Kado, Yuichi
    Douseki, Takakuni
    Matsuya, Yasuyuki
    Tsukahara, Tsuneo
    ELECTRICAL ENGINEERING IN JAPAN, 2008, 162 (03) : 38 - 43
  • [3] Ultralow-power CMOS/SOI circuit technology
    Kado, Yuichi
    Douseki, Takakuni
    Matsuya, Yasuyuki
    Tsukahara, Tsuneo
    Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi), 2008, 162 (03): : 38 - 43
  • [4] Mainstreaming SOI technology for high performance CMOS
    Shahidi, GG
    ULSI PROCESS INTEGRATION, 1999, 99 (18): : 267 - 274
  • [5] Performance analysis of tapered gate in PD/SOI CMOS technology
    Hwang, W
    Chuang, CT
    Curran, BW
    Rosenfield, MG
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 287 - 290
  • [6] Performance analysis of tapered gate in PD/SOI CMOS technology
    Hwang, W
    Chuang, CT
    Curran, BW
    Rosenfield, MG
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (04) : 267 - 275
  • [7] Circuit Performance Optimization in Advanced PD-SOI CMOS Development
    Chiang, W. T.
    Huang, Y. T.
    Liu, P. W.
    Wu, C. H.
    Su, C. M.
    Huang, Y. S.
    Tsai, C. H.
    Laplanche, Y.
    Pelloie, J. -L.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 63 - +
  • [8] Performances of low-voltage, low-power SOI CMOS technology
    Colinge, JP
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 229 - 236
  • [9] A HIGH-SPEED, LOW-POWER BURIED-OXIDE SOI CMOS TECHNOLOGY
    COLINGE, JP
    KAMINS, TI
    CHIANG, SY
    LIU, D
    PENG, S
    RISSMAN, P
    HASHIMOTO, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1842 - 1842
  • [10] IIA-8 A HIGH-SPEED AND LOW-POWER ON CMOS SOI TECHNOLOGY
    LEE, M
    FUJISHIMA, M
    ASADA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2103 - 2104
12345