FBR: Dynamic Memory-Aware Fast Rerouting

被引:0
|
作者
Johansen, Nicklas S. [1 ]
Kaer, Lasse B. [1 ]
Madsen, Andreas L. [1 ]
Nielsen, Kristian O. [1 ]
Schmid, Stefan [2 ,3 ]
Srba, Jiri [1 ]
Tollund, Rasmus G. [1 ]
机构
[1] Aalborg Univ, Aalborg, Denmark
[2] TU Berlin, Berlin, Germany
[3] Univ Vienna, Vienna, Austria
关键词
memory-aware routing; fast reroute; MPLS;
D O I
10.1109/CloudNet55617.2022.9978819
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern internet communication networks, such as MPLS networks, provide fast rerouting mechanisms in the data plane in order to quickly react to link failures and hence become more dependable. However, fast rerouting requires additional memory for the conditional failover rules-a scarce and expensive resource. We initiate the study of memory-aware fast rerouting mechanisms and present Forward-Backward Routing (FBR), a dynamic rerouting approach with a provably high resilience to multiple link failures, which accounts for memory constraints on the routers. FBR relies on backtracking search along the routing paths via packet header modifications, and in our experimential evaluation on a wide range of ISP topologies, it outperforms state-of-the-art solutions while using less memory.
引用
收藏
页码:55 / 60
页数:6
相关论文
共 50 条
  • [41] SMArT: Training Shallow Memory-aware Transformers for Robotic Explainability
    Cornia, Marcella
    Baraldi, Lorenzo
    Cucchiara, Rita
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2020, : 1128 - 1134
  • [42] Memory-Aware Optimization of FPGA-Based Space Systems
    Wulf, Nicholas
    George, Alan D.
    Gordon-Ross, Ann
    [J]. 2015 IEEE AEROSPACE CONFERENCE, 2015,
  • [43] Memory-aware Multiobjective Design Space Exploration of Heteregeneous MPSoC
    Frid, N.
    Sruk, V
    [J]. 2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 861 - 866
  • [44] RAPID: Memory-Aware NoC for Latency Optimized GPGPU Architectures
    Raparti, Venkata Yaswanth
    Pasricha, Sudeep
    [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 874 - 887
  • [45] Learning Temporal Graph Representation via Memory-Aware Autoencoder
    Chen, Jingyu
    He, Chengxin
    Qu, Yuening
    Yu, Zhenyang
    Zhang, Yuanhao
    Duan, Lei
    [J]. WEB AND BIG DATA, PT I, APWEB-WAIM 2023, 2024, 14331 : 407 - 421
  • [46] ILP-based Memory-Aware Mapping Optimization for MPSoCs
    Jovanovic, Olivera
    Kneuper, Nils
    Engel, Michael
    Marwedel, Peter
    [J]. 15TH IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE 2012) / 10TH IEEE/IFIP INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2012), 2012, : 413 - 420
  • [47] POS: Online Learning for Memory-Aware Scheduling of Scientific Workflows
    Witt, Carl
    Wagner, Dennis
    Leser, Ulf
    [J]. 2018 IEEE 14TH INTERNATIONAL CONFERENCE ON E-SCIENCE (E-SCIENCE 2018), 2018, : 399 - 400
  • [48] Traffic-Aware and Memory-Aware Task Scheduling on Multi-Core Chips
    Meng, Hongyu
    Guo, Yang
    Liu, Zijun
    Wang, Donglin
    [J]. PROCEEDINGS OF 2018 IEEE 9TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2018, : 7 - 10
  • [49] A Novel Memory-Aware CPU Allocation Policy for Multicore NUMA Architecture
    Kang, Dongwoo
    Park, Heekwon
    Choi, Jongmoo
    [J]. RELIABLE AND AUTONOMOUS COMPUTATIONAL SCIENCE, 2011, : 41 - 60
  • [50] Statistical physics of the spatial Prisoner's Dilemma with memory-aware agents
    Javarone, Marco Alberto
    [J]. EUROPEAN PHYSICAL JOURNAL B, 2016, 89 (02): : 1 - 6