Performance of FinFET Based Adiabatic Logic Circuits

被引:0
|
作者
Srilakshmi, K. [1 ]
Tilak, A. V. N. [1 ]
Rao, K. Srinivasa [2 ]
机构
[1] Gudlavalleru Engn Coll, Gudlavalleru, India
[2] TRR Coll Engn, Inole, India
关键词
Adiabatic logic; FinFET; Ultralow-power; 4-bit adder; Energy efficiency;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The heat removal becomes a problem in modern VLSI circuits due to increased power dissipation. To limit the power dissipation adiabatic logic is the most widely used design technique than standard CMOS logic as it does not dissipate energy. Till now number of adiabatic logic families had been implemented using bulk CMOS. The leakage power in the scaled down bulk CMOS devices reduces the energy recovery efficiency of adiabatic logic circuits. The power dissipation of different adiabatic logic families with FinFET devices are compared using 4-bit adder. Due to lower leakage current, higher on-state current, and design flexibility of FinFETs, the adiabatic 4-bit adder implemented using FinFET gives up to 97% power reduction over bulk CMOS circuits.
引用
收藏
页码:2377 / 2382
页数:6
相关论文
共 50 条
  • [21] Evaluation of NC-FinFET Based Subsystem-Level Logic Circuits
    You, Wei-Xiang
    Su, Pin
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) : 2004 - 2009
  • [22] Power Dissipation of Adiabatic Logic Circuit for FinFET and MOSFET Transistors
    Olanite, Ayodeji
    Musa, Sarhan M.
    6TH IEEE INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2021,
  • [23] Low-power register file based on adiabatic logic circuits
    Hu, Jianping
    Li, Hong
    Wu, Yangbo
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 382 - 392
  • [24] A Survey on Adiabatic Logic Families for Implementing Reversible Logic Circuits
    Bommi, R. M.
    Raja, Selvakumar S.
    2018 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC 2018), 2018, : 45 - 48
  • [25] Adiabatic CPL circuits for sequential logic systems
    Dai, Jing
    Hu, Jianping
    Zhang, Weiqiang
    Wang, Ling
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 713 - +
  • [26] A Novel Design of Low Power FINFET Adiabatic Circuits for VLSI Applications
    Madhuri
    Sunila, D.
    Venkatesh, G.
    Babu, M. Rajan
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 440 - 443
  • [27] Power-Clock Generator Impact on the Performance of NEM-Based Quasi-Adiabatic Logic Circuits
    Houri, Samer
    Billiot, Gerard
    Belleville, Marc
    Valentian, Alexandre
    Fanet, Herve
    REVERSIBLE COMPUTATION, RC 2015, 2015, 9138 : 267 - 272
  • [28] PERFORMANCE COMPARISON OF FINFET-BASED ENERGY RECOVERY ADDER CIRCUITS
    Kaza, Srilakshmi
    Yarlagadda, Syamala
    Raghavendra Chintapalli, S.D.
    Vijaya Babu, E.
    Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 2024, 83 (05): : 83 - 94
  • [29] Speed Enhancement in the Performance of Two Phase Clocked Adiabatic Static CMOS Logic Circuits
    Pindoo, Irfan Ahmad
    Dhariwal, Sandeep
    Sharma, Rahul
    Lata, Suman
    2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 149 - 154
  • [30] High Performance Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic (ACPL)
    Kumar, Ch. Praveen
    Tripathy, S. K.
    Tripathi, Rajeev
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1063 - 1066