A 1-V, 81-dB, 780-KS/s, Sigma-Delta Modulator in 0.13-μm Digital CMOS Technology

被引:0
|
作者
Tao, Yong Hong [1 ]
Yao, Libin [1 ]
机构
[1] Natl Univ Singapore, Dept ECE, Singapore 117548, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low-voltage discrete time forth-order E-A modulator using input feed-forward is implemented. With careful signal scaling, signal swings inside the loop filter are suppressed to less than 50% of the reference voltage, which is highly desirable for low-voltage designs. The proposed single-loop single-bit input feed-forward topology is a simple and robust solution for low-voltage low-power E-A ADC design in deep sub-micron CMOS technologies. Implemented with a 0.13-mu m, pure digital CMOS technology, the Sigma-A modulator achieves 780-KS/s conversion speed and 81-dB peak SNDR with 35-mW power dissipation under 1.0-V power supply voltage.
引用
收藏
页码:93 / 95
页数:3
相关论文
共 23 条
  • [21] Level shifters for high-speed 1-v to 3.3-v interfaces in a 0.13-μm Cu-Interconnection/Low-k CMOS technology
    Wang, WT
    Ker, MD
    Chiang, MC
    Chen, CH
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 307 - 310
  • [22] A 1.8 V 115.52 dB Third-Order Discrete-Time Sigma-Delta Modulator Using Nested Chopper Technology (Nov, 10.1142/S0218126624501263, 2024)
    Wang, Jinchan
    Wang, Gefan
    Li, Kai
    Liu, Bo
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
  • [23] A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta modulator for low-power high-linearity automotive sensor ASICs
    de la Rosa, JM
    Escalera, S
    Pérez-Verdú, B
    Medeiro, F
    Guerra, O
    del Río, R
    Rodríguez-Vázquez, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2246 - 2264