Negative bias temperature stress on low voltage p-channel DMOS transistors and the role of nitrogen

被引:21
|
作者
Gamerith, S [1 ]
Pölzl, M [1 ]
机构
[1] Infineon Technol Austria, Microelect Design Ctr, A-9500 Villach, Austria
关键词
D O I
10.1016/S0026-2714(02)00165-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The instability of MOS devices under negative-bias temperature stress (NBTS) conditions is known to cause the buildup of fixed positive oxide charge Q(f) and interface traps Q(it). The power-law time dependence of this build up has been described theoretically by a diffusion-reaction model introduced by Jeppson and Svensson [1]. In this work we show that the model can be used to explain the degradation of the transfer characteristics of a new, low voltage, vertical power DMOS technology. Various process steps were analyzed in view of their impact on the NBTS behavior. The results indicate that nitrogen, introduced into the MOS system during a long-time, high-temperature diffusion step, plays the key role in the NBTS characteristics. Finally ways of improving NBTS hardness are proposed. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1439 / 1443
页数:5
相关论文
共 50 条
  • [1] Abnormal Threshold Voltage Shifts in P-Channel Low-Temperature Polycrystalline Silicon Thin Film Transistors Under Negative Bias Temperature Stress
    Kim, Sang Sub
    Choi, Pyung Ho
    Baek, Do Hyun
    Lee, Jae Hyeong
    Choi, Byoung Deog
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (10) : 7555 - 7558
  • [2] Impact of nitrogen on negative bias temperature instability in p-channel MOSFETs
    Houssa, M
    Parthasarathy, C
    Espreux, N
    Autran, JL
    Revil, N
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2003, 6 (12) : G146 - G148
  • [3] Negative Bias Temperature Instability for P-channel of LTPS Thin Film Transistors with Fluorine Implantation
    Kao, Chyuan-Haur
    Sung, W. H.
    [J]. AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY-2008, 2008, 1066 : 367 - 372
  • [4] Investigation of Degradation Behavior During Illuminated Negative Bias Temperature Stress in P-Channel Low-Temperature Polycrystalline Silicon Thin-Film Transistors
    Wang, Yu-Xuan
    Chang, Ting-Chang
    Tai, Mao-Chou
    Wu, Chia-Chuan
    Tu, Yu-Fa
    Chen, Jian-Jie
    Huang, Wei-Chen
    Shih, Yu-Shan
    Chen, Yu-An
    Huang, Jen-Wei
    Sze, Simon
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 712 - 715
  • [5] Response of Commercial P-Channel Power VDMOS Transistors to Ionizing Irradiation and Bias Temperature Stress
    Veljkovic, Sandra
    Mitrovic, Nikola
    Davidovic, Vojkan
    Golubovic, Snezana
    Djoric-Veljkovic, Snezana
    Paskaleva, Albena
    Spassov, Dencho
    Stankovic, Srboljub
    Andjelkovic, Marko
    Prijic, Zoran
    Manic, Ivica
    Prijic, Aneta
    Ristic, Goran
    Dankovic, Danijel
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (18)
  • [6] A New Method for Negative Bias Temperature Instability Assessment in P-Channel Metal Oxide Semiconductor Transistors
    Djezzar, Boualem
    Tahi, Hakim
    Benabdelmoumene, Abdelmadjid
    Chenouf, Amel
    Kribes, Youcef
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (11)
  • [7] Negative Bias Temperature Stress Reliability in Trench-Gated P-Channel Power MOSFETs
    Tallarico, Andrea Natale
    Magnone, Paolo
    Barletta, Giacomo
    Magri, Angelo
    Sangiorgi, Enrico
    Fiegna, Claudio
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 657 - 663
  • [8] Effects of inhomogeneous negative bias temperature stress on p-channel MOSFETs of analog and RF circuits
    Schlünder, C
    Brederlow, R
    Ankele, B
    Gustin, W
    Goser, K
    Thewes, R
    [J]. MICROELECTRONICS RELIABILITY, 2005, 45 (01) : 39 - 46
  • [9] Bias temperature reliability of p-channel high-voltage devices
    Demesmaeker, A
    Pergoot, A
    DePauw, P
    [J]. MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1767 - 1770
  • [10] Mixture of negative bias temperature instability and hot-carrier driven threshold voltage degradation of 130 nm technology p-channel transistors
    Rott, Gunnar Andreas
    Rott, Karina
    Reisinger, Hans
    Gustin, Wolfgang
    Grasser, Tibor
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2310 - 2314