Advanced Integrated Circuit Three Dimensional Stacked Package and its Key Technology

被引:0
|
作者
Zheng, Jianyong [1 ]
Zhang, Zhisheng [1 ]
Shi, Jinfei [1 ]
Sun, Tongsheng [1 ]
机构
[1] Southeast Univ, Dept Mech & Engn, Nanjing, Peoples R China
关键词
3D stacked package; Package technology; Chip stacking; Package stacking;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The 3D (three dimensional) stacked package technology is developing trend of the integrated circuit advanced packaging, which can easily meet the developing of smaller footprint, lower profile, multifunction, lower power consumption and lower cost for the cell phones and consumer products like digital cameras, MP4, PDA and other wireless devices. Some correlative concepts of the 3D stacked package have been presented in this paper. Firstly, it mainly analyzes the classifications and the key technologies of the 3D stacked package. Furthermore, it briefly states the problems that the 3D stacked package technology must be faced, and the applications are also discussed in the end.
引用
收藏
页码:236 / 241
页数:6
相关论文
共 50 条
  • [1] Three-dimensional system-in-package using stacked silicon platform technology
    Kripesh, V
    Yoon, SW
    Ganesh, VP
    Khan, N
    Rotaru, MD
    Fang, W
    Iyer, MK
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 377 - 386
  • [2] Integrated circuit package technology for micromachined accelerometers
    Ford Microelectronics, Inc, Colorado Springs, United States
    Natl Electron Packag Prod Conf Proc Tech Program, (1007-1013):
  • [3] Three-Dimensional Integrated Circuit (3D-IC) Package Using Fan-out Technology
    Lee, Jun Kyu
    Park, Sang Yong
    Kim, Young Ho
    Lee, Jae Cheon
    Lee, Sung Hyuk
    Lee, Chul Hyo
    Kwon, Yong Tae
    Lee, Chang Woo
    Kim, Jong Heon
    Kim, Nam Chul
    Sung, Yun Hyun
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 35 - 40
  • [4] Characterization of a Three-Dimensional SOI Integrated-Circuit Technology
    Chen, C. K.
    Checka, N.
    Tyrrell, B. M.
    Chen, C. L.
    Wyatt, P. W.
    Yost, D. R. W.
    Knecht, J. M.
    Kedzierski, J. T.
    Keast, C. L.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 109 - 110
  • [5] Scaling Three-Dimensional SOI Integrated-Circuit Technology
    Chen, C. K.
    Warner, K.
    Yost, D. R. W.
    Knecht, J. M.
    Suntharalingam, V.
    Chen, C. L.
    Burns, J. A.
    Keast, C. L.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 75 - 76
  • [6] Real chip size three-dimensional stacked package
    Yamazaki, T
    Sogawa, Y
    Yoshino, R
    Kata, K
    Hazeyama, I
    Kitajo, S
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 397 - 403
  • [7] Experimental measurements of temperature distribution in three dimensional stacked package
    Desai, Anand
    Geer, James
    Sammakia, Bahgat
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 617 - 623
  • [8] A Novel MEMS Package with Three-Dimensional Stacked Modules
    Xu, Gaowei
    Huang, Qiuping
    Ning, Wenguo
    Ruan, Zugang
    Luo, Le
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1 - 4
  • [9] SOI-Enabled Three-Dimensional Integrated-Circuit Technology
    Chen, C. K.
    Wheeler, B.
    Yost, D. R. W.
    Knecht, J. M.
    Chen, C. L.
    Keast, C. L.
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [10] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Chen, Kuan-Neng
    NANOSCALE RESEARCH LETTERS, 2017, 12