共 50 条
- [1] Three-dimensional system-in-package using stacked silicon platform technology IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 377 - 386
- [2] Integrated circuit package technology for micromachined accelerometers Natl Electron Packag Prod Conf Proc Tech Program, (1007-1013):
- [3] Three-Dimensional Integrated Circuit (3D-IC) Package Using Fan-out Technology 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 35 - 40
- [4] Characterization of a Three-Dimensional SOI Integrated-Circuit Technology 2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 109 - 110
- [5] Scaling Three-Dimensional SOI Integrated-Circuit Technology 2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 75 - 76
- [6] Real chip size three-dimensional stacked package IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (03): : 397 - 403
- [7] Experimental measurements of temperature distribution in three dimensional stacked package IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 617 - 623
- [8] A Novel MEMS Package with Three-Dimensional Stacked Modules 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1 - 4
- [9] SOI-Enabled Three-Dimensional Integrated-Circuit Technology 2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
- [10] Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV) NANOSCALE RESEARCH LETTERS, 2017, 12