A 1GHz dual-loop microprocessor PLL with instant frequency shifting

被引：1
|
作者：
Bhagwan, R
Rogers, A
机构：
来源：
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS | 1997年 / 40卷
关键词：
D O I：
10.1109/ISSCC.1997.585409
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：336 / 337
页数：2
相关论文
共 50 条
  • [1] A CMOS 1.6 GHz Dual-Loop PLL With Fourth-Harmonic Mixing
    Aniruddhan, Sankaran
    Shekhar, Sudip
    Allstot, David J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 860 - 867
  • [2] Dual-loop integer PLL for phase noise reduction
    Biswas, Debdut
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (03) : 537 - 544
  • [3] Dual-loop integer PLL for phase noise reduction
    Debdut Biswas
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 537 - 544
  • [4] A Fully Integrated Low Phase Noise, Fast Locking, 31 to 34.9 GHz Dual-Loop PLL
    Gai, Xiaolei
    Trasser, Andreas
    Schumacher, Hermann
    2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 648 - 651
  • [5] A Fully Integrated Low Phase Noise, Fast Locking, 31 to 34.9 GHz Dual-Loop PLL
    Gai, Xiaolei
    Trasser, Andreas
    Schumacher, Hermann
    2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1209 - 1212
  • [6] Dual-loop digital PLL design for adaptive clock recovery
    Kim, TH
    Kim, B
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 347 - 352
  • [7] Dual-loop digital PLL design for adaptive clock recovery
    Kim, TH
    Kim, B
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2509 - 2514
  • [8] Design of a dual-loop frequency synthesizer
    Sinha, S
    2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 525 - 529
  • [9] An FMDLL based dual-loop frequency synthesizer for 5GHz WLAN applications
    Wu, T
    Hanumolu, PK
    Moon, UK
    Mayaram, K
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3986 - 3989
  • [10] Design and optimization of an integrated 1GHz PLL IP for microprocessors
    Zhao, BX
    Guo, HM
    Zhou, H
    Chen, J
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1535 - 1538
12345