Customized Placement Algorithm of Nanoscale DNA Logic Circuits

被引:2
|
作者
Farhadtoosky, Sedigheh [1 ]
Jahanian, Ali [1 ]
机构
[1] Shahid Beheshti Univ, GC, Fac Comp Sci & Engn, Tehran 1983963113, Iran
基金
美国国家科学基金会;
关键词
DNA computing; localized DNA circuits; placement; STRAND-DISPLACEMENT-REACTIONS; NANOTECHNOLOGY; COMPUTATION; CASCADES;
D O I
10.1142/S021812661750150X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
DNA computation is an emerging technology to perform complex information processing at the nanoscale era. Molecular programming with localized DNA hybridization is a systematic, parallel and scalable approach for DNA computation. Considerable methods are developed for the design of Localized DNA circuits. Due to significant theoretical and technological difference between this technology and conventional electronic system, a customized design flow for this technology is a real requirement. We proposed a customized DNA cell placement algorithm for localized DNA hybridization technology in this paper. The main objectives in the proposed placement algorithm are minimizing the die footprint and total signal propagation path. Our implementations and simulations show the feasibility and efficiency of the proposed placement algorithm.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] A Placement Algorithm for Superconducting Logic Circuits Based on Cell Grouping and Super-Cell Placement
    Shahsavani, Soheil Nazar
    Shafaei, Alireza
    Pedram, Massoud
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1465 - 1468
  • [2] An Automatic Placement Algorithm for Superconducting Rapid Single-Flux-Quantum Logic Circuits
    Fu, Rong-Liang
    Tang, Guang-Ming
    Huang, Junying
    Zhang, Zhi-Min
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [3] A Novel Logic Detection Algorithm for Logic Circuits
    He, Zhenxue
    Liu, Jia
    Zhang, Fan
    Wang, Tao
    Huo, Zhisheng
    [J]. IEEE ACCESS, 2019, 7 : 127895 - 127903
  • [4] PLACEMENT ALGORITHM FOR LOGIC MODULES
    UEDA, K
    [J]. ELECTRONICS LETTERS, 1974, 10 (10) : 206 - 208
  • [5] A PLACEMENT ALGORITHM FOR LOGIC SCHEMATICS
    MARATHE, SS
    JOSHI, RR
    [J]. COMPUTER-AIDED DESIGN, 1982, 14 (02) : 108 - 108
  • [6] Defect-tolerant Logic with Nanoscale Crossbar Circuits
    Tad Hogg
    Greg Snider
    [J]. Journal of Electronic Testing, 2007, 23 : 117 - 129
  • [7] Defect-tolerant logic with nanoscale crossbar circuits
    Hogg, Tad
    Snider, Greg
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3): : 117 - 129
  • [8] AN ALGORITHM FOR THE PARTITIONING OF LOGIC-CIRCUITS
    ROBERTS, MW
    LALA, PK
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (04): : 113 - 118
  • [9] An algorithm for synthesis of reversible logic circuits
    Gupta, Pallav
    Agrawal, Abhinav
    Jha, Niraj K.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2317 - 2330
  • [10] DNA Logic Circuits for Cancer Theranostics
    Chen, Jing
    Fu, Shengnan
    Zhang, Chunyi
    Liu, Huiyu
    Su, Xin
    [J]. SMALL, 2022, 18 (20)