Evaluation of fabrication process and barrier structure for interface-modified ramp-edge junctions

被引:3
|
作者
Ishimaru, Y [1 ]
Wu, Y [1 ]
Horibe, O [1 ]
Tano, H [1 ]
Suzuki, T [1 ]
Yoshida, Y [1 ]
Horibe, M [1 ]
Wakana, H [1 ]
Adachi, S [1 ]
Takahashi, Y [1 ]
Oshikubo, Y [1 ]
Sugiyama, H [1 ]
Iiyama, M [1 ]
Tarutani, Y [1 ]
Tanabe, K [1 ]
机构
[1] ISTEC, Superconduct Res Lab, Koto Ku, Tokyo 1350062, Japan
关键词
RHEED; TEM; Josephson junction; interface-modified barrier;
D O I
10.1016/S0921-4534(02)01708-2
中图分类号
O59 [应用物理学];
学科分类号
摘要
For SFQ circuits using high-T-c Josephson junctions, it is very important to reduce the I-c spread of the junctions. We have studied several causes of the I-c spread in interface-modified ramp-edge junctions. First, the relation between the structure and the fabrication process of the barrier has been examined. Reflection high energy electron diffraction pattern observation in the recrystallization process of the interface-modified barrier and transmission electron microscopy observation indicate that several types of barrier structures appear by changing the electron cyclotron resonance ion-bombardment and subsequent annealing conditions. Ion bombardment at a high acceleration voltage of 700 V induces no cubic layer at the interface, while several types of cubic structure can be observed for lower acceleration voltages (300-500 V). Thus, distribution of ion beam energy is one of the important factors determining the I-c spread. We also report the importance of other factors including the uniformity of ion beam for making an amorphous layer, and the base-electrode film quality such as the density of outgrowth or particles and the roughness of the ramp surface. By improving these factors in the junction fabrication process, an I-c spread of 17% has been obtained for an array of 1000JJs with a relatively small average I-c of 0.1 mA, suggesting a possibility of further improvement for junctions with a higher J(c). (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:1327 / 1333
页数:7
相关论文
共 50 条
  • [31] Properties of ramp-edge Josephson junctions with a surface-modified barrier fabricated by high-rate PLD
    Tano, H
    Ishimaru, Y
    Suzuki, T
    Tarutani, Y
    Kawabe, U
    Tanabe, K
    PHYSICA C, 2001, 357 (SUPPL. 1): : 1428 - 1431
  • [32] Preparation of ramp-edge Josephson junctions with natural barriers
    Nagoya Univ, Nagoya, Japan
    IEEE Trans Appl Supercond, 2 III (3436-3439):
  • [33] Fabrication of ramp-edge type junctions with different high-Tc superconductor electrodes
    Imaizumi, T
    Kawai, T
    Uchiyama, T
    Iguchi, I
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2002, 367 (1-4): : 272 - 275
  • [34] Characterisation of Interface-Engineered Ramp-Edge Josephson Junctions by Transmission Electron Microscopy
    M. Gustafsson
    E. Olsson
    B. Moeckly
    Journal of Low Temperature Physics, 1999, 117 : 581 - 585
  • [35] Characterisation of interface-engineered ramp-edge Josephson junctions by transmission electron microscopy
    Gustafsson, M
    Olsson, E
    Moeckly, B
    JOURNAL OF LOW TEMPERATURE PHYSICS, 1999, 117 (3-4) : 581 - 585
  • [36] Fabrication and characterization of ramp-edge type Josephson junctions using Nd1.85Ce0.15CuOx as barrier material
    Alff, L
    Schoop, U
    Gerber, R
    Beck, A
    Frohlich, OM
    Gross, R
    APPLIED SUPERCONDUCTIVITY 1995, VOLS. 1 AND 2: VOL 1: PLENARY TALKS AND HIGH CURRENT APPLICATIONS; VOL 2: SMALL SCALE APPLICATIONS, 1995, 148 : 1371 - 1374
  • [37] Preparation of ramp-edge Josephson junctions with natural barriers
    Fujimaki, A
    Kawai, K
    Hayashi, N
    Horibe, M
    Maruyama, M
    Hayakawa, H
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3436 - 3439
  • [38] Development of ramp-edge SNS Josephson junctions and SQUIDs
    Jia, QX
    Fan, Y
    Mombourquette, C
    Reagor, D
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1998, 56 (2-3): : 95 - 99
  • [39] Development of Integrated HTS SQUIDs With a Multilayer Structure and Ramp-Edge Josephson Junctions
    Wakana, Hironori
    Adachi, S.
    Hata, Kiyoshi
    Hato, Tsunehiro
    Tarutani, Yoshinobu
    Tanabe, Keiichi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 782 - 785
  • [40] Fabrication of ramp-edge josephson junctions using LnBCO superconductors (Ln = Yb, Y and Sm)
    Adachi, Seiji
    Wakana, Hironori
    Tanabe, Keiichi
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2007, 460 (1365-1366): : 1365 - 1366