共 38 条
- [1] A prototype of a new generation readout ASIC in 65nm CMOS for pixel detectors at HL-LHC [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
- [2] First Measurements of a Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for Extreme Rate HEP Detectors at HL-LHC [J]. 2016 IEEE NUCLEAR SCIENCE SYMPOSIUM, MEDICAL IMAGING CONFERENCE AND ROOM-TEMPERATURE SEMICONDUCTOR DETECTOR WORKSHOP (NSS/MIC/RTSD), 2016,
- [3] A new generation pixel readout ASIC in 65 nm CMOS for HL-LHC experiments [J]. NUOVO CIMENTO C-COLLOQUIA AND COMMUNICATIONS IN PHYSICS, 2018, 41 (1-2):
- [4] New Development on Digital Architecture for Efficient Pixel Readout ASIC at Extreme Hit Rate for HEP Detectors at HL-LHC [J]. 2016 IEEE NUCLEAR SCIENCE SYMPOSIUM, MEDICAL IMAGING CONFERENCE AND ROOM-TEMPERATURE SEMICONDUCTOR DETECTOR WORKSHOP (NSS/MIC/RTSD), 2016,
- [5] A 65nm pixel readout ASIC with quick transverse momentum discrimination capabilities for the CMS Tracker at HL-LHC [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
- [6] 65 nm CMOS analog front-end for pixel detectors at the HL-LHC [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
- [9] 1-Grad total dose evaluation of 65nm CMOS technology for the HL-LHC upgrades [J]. JOURNAL OF INSTRUMENTATION, 2015, 10