A prototype of pixel readout ASIC in 65nm CMOS technology for extreme hit rate detectors at HL-LHC

被引:7
|
作者
Paterno, A. [2 ,3 ]
Pacher, L. [1 ,2 ]
Monteil, E. [1 ,2 ]
Loddo, F. [4 ]
Demaria, N. [2 ]
Gaioni, L. [5 ,6 ]
De Canio, F. [5 ,7 ]
Traversi, G. [5 ,6 ]
Re, V. [5 ,6 ]
Ratti, L. [5 ,7 ]
Rivetti, A. [2 ]
Rolo, M. Da Rocha [2 ]
Dellacasa, G. [2 ]
Mazza, G. [2 ]
Marzocca, C. [4 ,8 ]
Licciulli, F. [4 ]
Ciciriello, F. [4 ,8 ]
Marconi, S. [9 ,10 ,15 ]
Placidi, P. [9 ,10 ]
Magazzu, G. [11 ]
Stabile, A. [12 ]
Mattiazzo, S. [13 ]
Veri, C. [14 ]
机构
[1] Univ Turin, Dipartimento Fis, Via Pietro Giuria 1, Turin, Italy
[2] Ist Nazl Fis Nucl, Sez Torino, Via Pietro Giuria 1, Turin, Italy
[3] Politecn Torino, Dipartimento Elettron & Telecomunicaz, Turin, Italy
[4] Ist Nazl Fis Nucl, Sez Bari, Via Orabona 4, Bari, Italy
[5] Ist Nazl Fis Nucl, Sez Pavia, Via Agostino Bassi 6, Pavia, Italy
[6] Univ Bergamo, Dipartimento Ingn & Sci Applicate, Viale Marconi 5, Dalmine, BG, Italy
[7] Univ Pavia, Dipartimento Ingn Ind & Informaz, Pavia, Italy
[8] Politecn Bari, Dipartimento Ingn Elettr & Informaz, Via Orabona 4, Bari, Italy
[9] Ist Nazl Fis Nucl, Sez Perugia, Via Alessandro Pascoli, Perugia, Italy
[10] Univ Perugia, Dipartimento Ingn, Via G Duranti 93, Perugia, Italy
[11] Ist Nazl Fis Nucl, Sez Pisa, Largo Bruno Pontecorvo 3, Pisa, Italy
[12] Ist Nazl Fis Nucl, Sez Milano, Via Celoria 16, Milan, Italy
[13] Univ Padua, Dipartimento Ingn Informaz, Via Gradenigo 6B, Padua, Italy
[14] Univ Salento, Dipartimento Ingn Informaz, Via Monteroni, Lecce, Italy
[15] CERN, CH-1211 Geneva 23, Switzerland
来源
关键词
Front-end electronics for detector readout; Particle tracking detectors (Solid-state detectors); Radiation-hard electronics;
D O I
10.1088/1748-0221/12/02/C02043
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
This paper describes a readout ASIC prototype designed by the CHIPIX65 project, part of RD53, for a pixel detector at HL-LHC. A 64 x 64 matrix of 50 x 50 mu m(2) pixels is realised. A digital architecture has been developed, with particle efficiency above 99.5% at 3 GHz/cm(2) pixel rate, trigger frequency of 1MHz and 12.5 mu sec latency. Two analog front end designs, one synchronous and one asynchronous, are implemented. Charge is measured with 5-bit precision, analog dead-time below 1%. The chip integrates for the first time many of the components developed by the collaboration in the past, including the Digital-to-Analog converters, Bandgap reference, Serializer, sLVS drivers, and analog Front Ends. Irradiation tests on these components proved their reliability up to 600 Mrad.
引用
收藏
页数:11
相关论文
共 38 条
  • [1] A prototype of a new generation readout ASIC in 65nm CMOS for pixel detectors at HL-LHC
    Monteil, E.
    Pacher, L.
    Paterno, A.
    Loddo, F.
    Demaria, N.
    Gaioni, L.
    De Canio, F.
    Traversi, G.
    Re, V.
    Ratti, L.
    Rivetti, A.
    Rolo, M. Da Rocha
    Dellacasa, G.
    Mazza, G.
    Marzocca, C.
    Licciulli, F.
    Ciciriello, F.
    Marconi, S.
    Placidi, P.
    Magazzu, G.
    Stabile, A.
    Mattiazzo, S.
    Veri, C.
    [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
  • [2] First Measurements of a Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for Extreme Rate HEP Detectors at HL-LHC
    Panati, S.
    Paterno, A.
    Monteil, E.
    Pacher, L.
    Demaria, N.
    Rivetti, A.
    Da Rocha Rolo, M.
    Wheadon, R.
    Rotondo, F.
    Dellacasa, G.
    Licciulli, F.
    Loddo, F.
    Ciciriello, F.
    Marzocca, C.
    Mattiazzo, S.
    De Canio, F.
    Gaioni, L.
    Re, V.
    Traversi, G.
    Ratti, L.
    Marconi, S.
    Magazzu, G.
    Stabile, A.
    Placidi, P.
    [J]. 2016 IEEE NUCLEAR SCIENCE SYMPOSIUM, MEDICAL IMAGING CONFERENCE AND ROOM-TEMPERATURE SEMICONDUCTOR DETECTOR WORKSHOP (NSS/MIC/RTSD), 2016,
  • [3] A new generation pixel readout ASIC in 65 nm CMOS for HL-LHC experiments
    Monteil, E.
    [J]. NUOVO CIMENTO C-COLLOQUIA AND COMMUNICATIONS IN PHYSICS, 2018, 41 (1-2):
  • [4] New Development on Digital Architecture for Efficient Pixel Readout ASIC at Extreme Hit Rate for HEP Detectors at HL-LHC
    Paterno, Andrea
    Pacher, Luca
    Demaria, Natale
    Rivetti, Angelo
    Dellacasa, Giulio
    Marconi, Sara
    Placidi, Pisana
    [J]. 2016 IEEE NUCLEAR SCIENCE SYMPOSIUM, MEDICAL IMAGING CONFERENCE AND ROOM-TEMPERATURE SEMICONDUCTOR DETECTOR WORKSHOP (NSS/MIC/RTSD), 2016,
  • [5] A 65nm pixel readout ASIC with quick transverse momentum discrimination capabilities for the CMS Tracker at HL-LHC
    Ceresa, D.
    Kaplon, J.
    Francisco, R.
    Caratelli, A.
    Kloukinas, K.
    Marchioro, A.
    [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
  • [6] 65 nm CMOS analog front-end for pixel detectors at the HL-LHC
    Gaioni, L.
    De Canio, F.
    Manghisoni, M.
    Ratti, L.
    Re, V.
    Traversi, G.
    [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
  • [7] A Front-End Channel in 65 nm CMOS for Pixel Detectors at the HL-LHC Experiment Upgrades
    Ratti, L.
    De Canio, F.
    Gaioni, L.
    Manghisoni, M.
    Re, V.
    Traversi, G.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (02) : 789 - 799
  • [8] 65-nm CMOS Front-End Channel for Pixel Readout in the HL-LHC Radiation Environment
    Ratti, Lodovico
    Gaioni, Luigi
    Manghisoni, Massimo
    Re, Valerio
    Riceputi, Elisa
    Traversi, Gianluca
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (12) : 2922 - 2932
  • [9] 1-Grad total dose evaluation of 65nm CMOS technology for the HL-LHC upgrades
    Menouni, M.
    Barbero, M.
    Bompard, F.
    Bonacini, S.
    Fougeron, D.
    Gaglione, R.
    Rozanov, A.
    Valerio, P.
    Wang, A.
    [J]. JOURNAL OF INSTRUMENTATION, 2015, 10
  • [10] Optimization of the 65-nm CMOS Linear Front-End Circuit for the CMS Pixel Readout at the HL-LHC
    Gaioni, L.
    Manghisoni, M.
    Ratti, L.
    Re, V
    Riceputi, E.
    Traversi, G.
    Dellacasa, G.
    Demaria, N.
    Garbolino, S.
    Rotondo, F.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (11) : 2682 - 2692