A New Cascaded Multilevel Inverter Topology with Galvanic Isolation

被引:35
|
作者
Hasan, Md Mubashwar [1 ]
Abu-Siada, Ahmed [1 ]
Islam, Syed Mofizul [1 ]
Dahidah, Mohamed S. A. [2 ]
机构
[1] Curtin Univ, Dept Elect & Comp Engn, Perth, WA 6102, Australia
[2] Newcastle Univ, Sch Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
关键词
Asymmetric multilevel inverter (MLI); cascaded MLI (CMLI); high-frequency magnetic link; isolated dc supply; DC-DC CONVERTER; EMPLOYING 3-PHASE TRANSFORMERS; POWER-CONVERSION SYSTEM; VOLTAGE SOURCES; MODULATION; INTEGRATION; DESIGN;
D O I
10.1109/TIA.2018.2818061
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a new compact three-phase cascaded multilevel inverter (CMLI) topology with reduced device count and high-frequency magnetic link. The proposed topology overcomes the predominant limitation of separate dc power supplies, which CMLI always require. The high-frequency magnetic link also provides a galvanic isolation between the input and output sides of the inverter, which is essential for various grid-connected applications. The proposed topology utilizes an asymmetric inverter configuration that consists of cascaded H-bridge cells and a conventional three-phase two-level inverter. A toroidal core is employed for the high-frequency magnetic link to ensure compact size and high-power density. Compared with counterpart CMLI topologies available in literature, the proposed inverter has the advantage of utilizing the least number of power electronic components without compromising the overall performance, particularly when a high number of output voltage levels is required. The feasibility of the proposed inverter is confirmed through extensive simulation and experimentally validated studies.
引用
收藏
页码:3463 / 3472
页数:10
相关论文
共 50 条
  • [21] New Hybrid Cascaded Multilevel Inverter
    Gayathri, M. Nandhini
    Ganimozhi, T.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2013, 26 (11): : 1377 - 1384
  • [22] A zigzag cascaded multilevel inverter topology with self voltage balancing
    Zhang, Fan
    Yang, Shuitao
    Peng, Fang Z.
    Qian, Zhaoming
    APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4, 2008, : 1632 - 1635
  • [23] New Cascaded Multilevel Inverter Topology With Reduced Variety of Magnitudes of dc Voltage Sources
    Bahravar, Sepideh
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
  • [24] Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology
    Garapati, Durga Prasad
    Jegathesan, V
    Nalli, Praveen Kumar
    Bhukya, Ramu
    Bharathi, Bommina Sravani Vijaya
    Duvvuri, S. S. S. R. Sarathbabu
    2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2018,
  • [25] A Direct-Connected Hybrid Cascaded Multilevel Inverter Topology
    Noman, Abdullah M.
    Alolah, Abdulrahman, I
    Al-Shamma'a, Abdullrahman A.
    Alkuhayli, Abdulaziz A.
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 1154 - 1159
  • [26] New Grid-tied Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Sajedi, Shahab
    Basu, Malabika
    Farrell, Michael
    2017 52ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2017,
  • [27] A new topology for cascaded H-bridge multilevel inverter with PI and Fuzzy control
    Kannan, C.
    Mohanty, Nalin Kant
    Selvarasu, R.
    FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 917 - 926
  • [28] An improved topology of cascaded multilevel inverter with low switch count
    Das B.
    Patra M.
    Chatterjee D.
    Bhattacharya A.
    International Journal of Power Electronics, 2020, 12 (01) : 1 - 29
  • [29] A New Symmetric Cascaded Multilevel Inverter Topology Using Single and Double Source Unit
    Ali, Jagabar Sathik Mohd
    Kannan, Ramani
    JOURNAL OF POWER ELECTRONICS, 2015, 15 (04) : 951 - 963
  • [30] A new multilevel inverter topology.
    Ceglia, G
    Grau, V
    Guzmán, V
    Sánchez, C
    Ibáñez, F
    Walter, J
    Millán, A
    Giménez, MI
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 212 - 218