共 50 条
- [1] High-Throughput Architecture for H.264/AVC CABAC Encoding and Decoding System [J]. APPLICATIONS OF DIGITAL IMAGE PROCESSING XXXI, 2008, 7073
- [3] Airithmetic coding architecture for H.264/AVC CABAC compression system [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 62 - 69
- [5] A High Throughput VLSI Design with Hybrid Memory Architecture for H.264/AVC CABAC Decoder [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2007 - 2010
- [6] A Branch Selection Multi-symbol High Throughput CABAC Decoder Architecture for H.264/AVC [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 365 - +
- [7] A High-Throughput Parallel Hardware Architecture for H.264/AVC CAVLC Encoding [J]. 2011 18TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2011, : 393 - 396
- [8] A Novel Pipeline Architecture for H.264/AVC CABAC Decoder [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 308 - 311
- [10] Hardware architecture design of CABAC codec for H.264/AVC [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +