A co-processor FPGA platform for the implementation of real-time model predictive control

被引:21
|
作者
Bleris, Leonidas G. [1 ]
Vouzis, Panagiotis D. [2 ]
Arnold, Mark G. [3 ]
Kothare, Mayuresh V. [4 ]
机构
[1] Lehigh Univ, Dept Elect & Comp Engn, Bethlehem, PA 18015 USA
[2] Lehigh Univ, Dept Comp Engn, Bethlehem, PA 18015 USA
[3] Lehigh Univ, Dept Comp Sci & Engn, Bethlehem, PA 18015 USA
[4] Lehigh Univ, Fac Chem Engn, Bethlehem, PA 18015 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/ACC.2006.1656499
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to effectively control nonlinear and multivariable models, and to incorporate constraints on system states, inputs and outputs (bounds, rate of change), a suitable (sometimes necessary) controller is Model Predictive Control (MPC). MPC is an optimization-based control scheme that requires abundant matrix operations for the calculation of the optimal control moves. In this work we propose a mixed software and hardware embedded MPC implementation. Using a codesign step and based on profiling results, we decompose the optimization algorithm into two parts: one that fits into a host processor and one that fits into a custom made unit, that performs the computationally demanding arithmetic operations. The profiling results and information on the co-processor design are provided.
引用
收藏
页码:1912 / +
页数:2
相关论文
共 50 条
  • [1] An FPGA co-processor for real-time visual tracking
    Arias-Estrada, M
    Rodríguez-Palacios, E
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 710 - 719
  • [2] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    [J]. 2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [3] Real-time implementation of model predictive control
    Bleris, LG
    Kothare, MV
    [J]. ACC: PROCEEDINGS OF THE 2005 AMERICAN CONTROL CONFERENCE, VOLS 1-7, 2005, : 4166 - 4171
  • [4] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
    GALLANT, J
    [J]. EDN, 1995, 40 (20) : 24 - 24
  • [5] FPGA Implementation of AES Co-processor in Counter Mode
    Singh, Balwinder
    Kaur, Harpreet
    Monga, Himanshu
    [J]. INFORMATION PROCESSING AND MANAGEMENT, 2010, 70 : 491 - +
  • [6] DESIGN AND IMPLEMENTATION OF ROUGH SET CO-PROCESSOR ON FPGA
    Tiwari, Kanchan S.
    Kothari, Ashwin G.
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2015, 11 (02): : 641 - 656
  • [7] Task scheduler co-processor for hard real-time systems
    Cooling, JE
    Tweedale, P
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1997, 20 (09) : 553 - 566
  • [8] Task scheduler co-processor for hard real-time systems
    Loughborough Univ of Technology, Loughborough, United Kingdom
    [J]. Microprocessors Microsyst, 9 (553-566):
  • [9] Co-Processor Aiding for Real-Time Software GNSS Receivers
    Knezevic, Aleks
    O'Driscoll, Cillian
    Lachapelle, Gerard
    [J]. PROCEEDINGS OF THE 2010 INTERNATIONAL TECHNICAL MEETING OF THE INSTITUTE OF NAVIGATION - ITM 2010, 2010, : 667 - 678
  • [10] An Embedded FPGA Architecture for Real-Time Model Predictive Control
    Khajanchi, Hussain, I
    Bruno, Joseph N.
    Adegbege, Ambrose A.
    [J]. IFAC PAPERSONLINE, 2020, 53 (02): : 7833 - 7838