共 50 条
- [3] Architecture-level thermal behavioral characterization for multi-core microprocessors [J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 404 - +
- [4] Architecture-level thermal behavioral models for quad-core microprocessors [J]. BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 22 - +
- [5] Stacking magnetic random access memory atop microprocessors: an architecture-level evaluation [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 213 - 220
- [7] ChipPower: An architecture-level leakage simulator [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 395 - 398